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Chapter 1
Introduction
1.1 Motivation for the Thesis
Wireless sensors are small devices, intended to operate for several years without a bat-
tery change. Since they are wireless, they are optimal for monitoring hte environment
and weather. Devices present in everyday life, such as a mobile phone or personal
digital assistant (PDA) could act as a terminal and a gateway to internet and mobile
networks for different sensors and short-range applications, as shown in Figure 1.1.
Extremely low power dissipation and material costs are the key requirements for
battery-powered sensor modules. With modern deep sub-micron complementary metal
oxide semiconductor (CMOS) processes, the cost-effective integration of a whole sys-
tem on chip (SoC) is possible. Hence, for long stand-alone operation and cost-effective
realization, minimizing power dissipation and silicon area are the main design targets.
Figure 1.1 Mobile phone as a gateway to internet and mobile networks.
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2 Introduction
From the sensor radio receiver point of view, a high integration level can be achieved
by using, for example, the direct conversion receiver architecture. The demand for low
costs requires the use of CMOS technology without additional process options, such as
high-quality resistors or capacitors. However, what makes the realization challenging
is the fact that in deep sub-micron processes the available gain from a single transistor
is only moderate. In addition, in a CMOS direct conversion receiver, the flicker noise
increases the noise figure (NF) significantly. These two facts reduce the available op-
erating range. However, since sensors are typically short-range devices, the reduction
in operating range can be tolerated [4].
There are different solutions for wireless sensor networks on the market. However,
the large number of radios required by various wireless standards makes the mobile
phone design challenging. In addition, most of the solutions consume too much power
for applications, such as wristtop computers. Hence, to fulfill the requirements for low
power dissipation and to be able to utilize existing short-range radios in mobile phones,
new low-power solutions based on existing short-range radios are required.
A mobile terminal used as a terminal should be capable of operating in the widely
used global system for mobile communications (GSM) networks, as well as in third-
generation wideband code division multiple access (WCDMA) networks, while having
very low power dissipation in order to extend the life-time of the battery.
For sensor interfaces designed to read actual sensors, for example accelerometers,
the design targets are rather similar. In every sensor interface, to be able to use digital
signal processing, the measured analog data have to be converted into digital form.
Hence, an A/D converter is required that is capable of meeting stringent requirements
for both power dissipation and silicon area. In addition, flexibility in the A/D converter
topology is preferred, since it enables the same circuit block to be used for tasks with
different requirements for speed and accuracy.
1.2 Analog Circuit Design in Deep Sub-Micron CMOS
When deep sub-micron processes are used for analog design, most of the technol-
ogy changes make the analog design even more challenging. With deep sub-micron
processes, the available power supply is 1.2 V or less, and therefore the signal head-
room required in analog designs is relatively small. The signal range in most of the
analog blocks is reduced and cascode structures cannot be used, forcing the circuit
solutions toward folded and cascade structures. Furthermore, as the supply voltage is
reduced, the achievable linear range is narrowed, thus reducing the linear operation
range. This makes the operation of metal oxide semiconductor (MOS) switches and
MOS-resistances critical. With very short channel lengths, the source/drain contacts
are reduced to only one, which can lead to increased resistance which is not desirable
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especially in fast-operating switches. Furthermore, the matching of very short-channel
transistors is poor, and in pure analog design, transistors with a minimum channel
length are seldom, if ever, utilized.
One of the benefits of technology scaling in analog design is the increased band-
width, which makes possible better RF and high frequency operation. On the other
hand, the achievable speed can also be traded for reduced power dissipation. Even
though amplifiers, for example, can be designed for higher bandwidth, the increase is
only proportional to the scaling of the channel length. As a drawback, in deep sub-
micron processes, the gain from a single transistor is moderate, making the design of
applications requiring a high gain hard. Fortunately, some of the processes have op-
tions for high-voltage transistors, which can operate with higher supply voltages. With
these transistors, analog applications requiring a large headroom can be implemented,
while digital blocks can benefit from the technology scaling.
In this thesis, several solutions from different design aspects are presented to over-
come the design challenges in deep sub-micron design. Some solutions are based
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The research described in this thesis focuses on low-power sensor applications.
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The whole system was implemented in [P2]; however, only the receiver part imple-
mented by the authors was reported. The other team members were Mr. J. Kaukovuori,
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RF front-end. The author was responsible for the ∆Σ modulator design. The project
demonstrated, that with deep sub-micron CMOS processes, high-performance designs
can be achieved using robust circuit structures with careful design.
Sensor applications were again studied in a project in which the author designed
and implemented algorithmic A/D converters for a capacitive sensor interface. Various
innovative A/D converter topologies were developed by the author in order to minimize
the power dissipation and silicon area of the A/D converter [P4, P6, 3]. The whole
system was published in [P5, 2]. The other team members were Lic.Sc M. Paavola,
Lic.Sc M. Kämäräinen, Mr. M. Saukoski, and D.Sc M. Laiho.
1.4 Organization of the Thesis
This thesis is divided into two parts. In the first part, the issues related to direct con-
version receiver design are covered. The existing solutions for ubiquitous communica-
tions are briefly covered and the proposed system is described. The main focus is on
the baseband circuit design.
The second part considers low-power A/D converter design. The emphasis is on the
design and implementation of A/D converter topologies suitable for sensor applications
and mobile terminals.
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Chapter 2
Baseband Circuits for Wireless
Sensors
2.1 General
In recent years, wireless sensor networks that do not require high speed or accuracy
have been gaining more attention in the field of wireless data transmission and net-
working [5–18]. Sensor networks can be made up of hundreds of nodes, and therefore
each sensing node needs to be inexpensive and compact, while still providing reli-
able and accurate sensing and data transmission. Sensors are typically short-range
devices [4] and data are transmitted in a peer-to-peer fashion over short distances (∼10
m) at relatively low data rates (<500 kbps). Typically, the main design target for these
systems is a very low power dissipation. Since sensors are typically battery-powered
devices, to achieve stand-alone operation for over one year, extremely small active
and stand-by currents are required. Furthermore, the requirement to implement an in-
expensive and compact system leads to a small device with a minimum number of
external components. A high integration level can be achieved by using, for example,
a direct-conversion receiver.
Sensors can be utilized in different places such as office buildings, homes, and
schools. Wireless sensors are convenient for monitoring the environment and weather.
Sensors can monitor, for example, temperature, wind, pressure, direction, and accel-
eration. The actual sensing element can be integrated into the sensor itself, or the
sensor can be used to transfer the data from an external measurement instrument to a
user interface. In addition to different measurement applications, other small devices
would also benefit from the short range, low data rate, and wireless connectivity. A
mobile terminal is a suitable user interface for the sensors, since most people carry
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one with them all the time. Standard Bluetooth radio [19] is implemented in most
modern mobile terminals. However, the standard Bluetooth radio’s power dissipation
and capability of handling a large number of sensor nodes power efficiently are not
suitable for low-power wireless sensor systems. Hence, to fulfill requirements for low
power dissipation and to be able to utilize existing Bluetooth radios in mobile phones,
a low power version of Bluetooth radio with slight changes in the radio parameters was
introduced [20].
The architecture of the implemented wireless direct-conversion sensor receiver is
shown in Figure 2.1. The total system architecture and system specifications are pre-
sented in [20], and the receiver design is presented in [P1,P2]. The implemented base-
band circuits in this thesis include a mixer-baseband interface, channel-select filter,
1-bit limiters for the A/D conversion, and a one-level received signal strength indicator
(RSSI) for signal level detection. The 1-bit resolution, together with the large mod-
ulation index, makes the receiver insensitive to strong reception signals [20]. In the
following sections, specifications and an overview of the implemented building blocks
are given.
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Figure 2.1 Direct-conversion wireless sensor receiver.
2.2 Specifications for Sensor Baseband Circuits
In this section, important specifications used to measure radio receivers are reviewed.
The emphasis is on specifications that are important for baseband building blocks.
Some measures that enable different filter and limiter realizations to be compared are
also given.
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2.2.1 Noise Figure and Baseband Noise
In low-power direct-conversion wireless receivers implemented using deep sub-micron
CMOS processes, the NF of the receiver is typically dominated by the flicker noise in
direct-conversion mixers. However, in order not to further degrade the NF of the whole
receiver, the noise contribution of the baseband circuits should be minimized. The
output noise of the baseband (BB) referred to receiver (RX) input can be calculated
using (2.1) [21]
vn,out,BB = AV,RX
√(
10(NFRX /10)−10(NFRF/10))kT 2 fbbRS, (2.1)
where NFRX is the receiver NF, NFRF is the front-end NF, k is the Boltzmann constant,
T is the absolute temperature, fbb is the baseband bandwidth, and RS is the receiver
input impedance.
2.2.2 Linearity
The output signal of a memoryless nonlinear system can be expressed using a Taylor
series expansion
VOUT = k0 + k1VIN + k2V 2IN + k3V 3IN + · · ·+ knV nIN , (2.2)
where VIN is the input signal voltage, the coefficient k0 is a DC offset, k1 is the linear
gain of the system, and the coefficients k2, k3, . . . ,kn represent the system nonlinearity.
Typically, a two-tone test is used to measure the linearity of a radio receiver. In the
two-tone test, two sinusoidal test signals with equal amplitude V and some frequency
offset are fed into a nonlinear system described by (2.2). The resulting input signal
with input signal frequencies ω1 and ω2 is
VIN(t) = V
(
cos(ω1t)+ cos(ω2t)
) (2.3)
At the output, only second- and third-order distortion components are taken into ac-
count. The resulting low-frequency second-order intermodulation distortion (IMD)
that falls into the baseband filter passband is
VIMD2(t) = k2V 2 cos
(
(ω1−ω2)t
)
. (2.4)
The frequencies are chosen to be such that ω1−ω2 < ωbb, where ωbb is the baseband
passband edge corner frequency. The resulting low-frequency third-order IMD that
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Figure 2.2 The definition of the intercept points and the 1-dB compression point.
falls into the baseband filter passband is
VIMD3(t) =
3
4
k3V 3 cos
(
(2ω1−ω2)t
) (2.5)
Here the frequencies are chosen to be such that ω1 < ω2, and 2ω1−ω2 < ωbb.
The definitions of the intercept points and the 1-dB compression point at the input
and the output are shown in Figure 2.2. The second- and third-order intercept points are
defined as the input powers, where the extrapolated output signal crosses the second-
or third-order IMD lines.
The second-order input intercept point (IIP2) is given by
IIP2 = 2PIN −PIMD2,IN = OIP2−G, (2.6)
where PIN is the input power of each two-tone test signal, PIMD2,IN is the second-order
IMD component at the input, G is the passband gain, and OIP2 is the second-order
output intercept point.
The third-order input intercept point (IIP3) is given by
IIP3 = 3PIN −PIMD3,IN
2
= OIP3−G, (2.7)
where PIMD3,IN is the third-order IMD component at the input, and OIP3 is the third-
order output intercept point.
When a single-tone signal with an amplitude V and a frequency of ω1 is fed into a
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nonlinear system described by (2.2), the resulting fundamental output signal at ω1 is
VOUT =
(
k1V +
3k3V 3
4
)
cos(ω1t). (2.8)
If the coefficients k1 and k3 have opposite signs, the output starts to compress at some
input signal level. The input signal power at which the gain is reduced by 1 dB com-
pared to the linear gain is called the input compression point (ICP). The OCP is the
output compression point.
2.2.3 Duty Cycle
A duty cycle is an important parameter in limiting amplifiers, since deviation from 50%
in the duty cycle degrades the achievable signal-to-noise ratio [22]. In limiter design,
the duty cycle is measured to define how much the limited output differs from the ideal
with a sine wave input signal. The duty cycle shown in Figure 2.3 is defined as
D =
tduty
Tperiod
·100% (2.9)
where tduty is the duration that the output signal is non-zero, and Tperiod is the signal
period. For a pure sine wave input signal with a zero offset, the limited output duty
cycle is ideally 50%. In reality, some offset voltage exists at the limiter input and
degrades the duty cycle, as shown in (2.10).
D =
tduty
Tperiod
·= 1
2
(
1+
VOFF
VSIG
)
·100%, (2.10)
where VOFF is the offset voltage and VSIG is the amplitude of the signal. For a limited
signal, the signal amplitude is half of the signal range.
tduty
Tperiod
Figure 2.3 Duty cycle.
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2.2.4 Group Delay and AM-to-PM conversion
The group delay is defined as a signal propagation delay variation through the system
with different input signal levels, causing phase shift. However, for limiting amplifiers,
the propagation delay depends on the signal level, whereas the group delay variation
as a function of input signal frequency is negligible. Hence, limiting amplifiers convert
amplitude variation into phase fluctuations, phenomena also called amplitude variation
to phase deviation (AM-to-PM) [22, 23]. Amplitude variation can result from the user
abruptly moving the receiver terminal nearer to or away from the sensor. This can
potentially degrade the signal-to-noise ratio in a phase-sensitive FSK detector [22]. In
this work, group delays measured in [P1,P2] are considered as a AM-to-PM conversion
and measured as a variation in the propagation delay at a single input signal frequency
with different input signal levels, as was also done in [22].
2.2.5 Start-up Time
In sensor systems, the receiver can be idle for long periods of time and will wake up
only when something has to be received. Hence the stand-by time of the system can be
significantly improved if the power dissipation in the idle mode can be designed to be
negligible. However, if the system often alternates between active and idle modes, the
system start-up time must be kept short in order to minimize power dissipation [P1].
The start-up time is defined as the time from the wake-up signal until the system has
started. In this work, the start-up time was measured in [P1] from the baseband filter
output, which excludes the start-up delay caused by the limiter. In [P2], the start-up
time was measured from the limiter output, which gives the real start-up time of the
whole system.
2.2.6 Filter Performance Comparison
To be able to compare different filter realizations for short-range communications, a
figure of merit that gives the filter power dissipation per pole is given by
FOMF =
PD
Order · fbb , (2.11)
where PD is the filter power dissipation, Order is the filter order, and fbb is the base-
band bandwidth.
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2.3 Sensor Baseband Circuits
In a wireless direct-conversion sensor receiver, the baseband typically includes channel-
select filters, some sort of A/D conversion, and input signal level detection. In sensor
receivers, the A/D conversion can be implemented using a limiter, giving a 1-bit A/D
conversion. The benefit of 1-bit A/D conversion is insensitivity to strong reception sig-
nals, since the input signal is always limited. Hence the A/D converter, namely the lim-
iter, is never overloaded. Input signal level detection is used to control the received and
transmitted power levels. In this section, an introduction to the channel-select filters,
limiters, and input signal level detection circuits for wireless sensor receivers is given.
The sensor baseband circuits designed in this thesis are published in papers [P1,P2,1].
2.3.1 Mixer-Baseband Interface
The mixer predominantly used in direct-conversion receivers is a Gilbert-cell mixer.
The output of a Gilbert-cell mixer is current. Hence, the mixer-baseband interface
can be a current- or voltage-mode interface. In a voltage-mode interface the signal
current is driven to a high-impedance node, resulting in a voltage swing at the mixer
output. The front-end voltage gain is now determined from the low-noise amplifier
(LNA) input to the mixer output. In a current-mode interface the signal current is
driven to a low-impedance node. Hence there is no voltage swing at the mixer output,
and the signal current is converted to a voltage at the output of the first baseband stage.
Therefore, the front-end voltage gain will be merged with the gain of the first baseband
stage, and is now determined from the LNA input to the output of the first baseband
stage. Next, some voltage- and current-mode interface topologies are discussed.
Two voltage-mode mixer-baseband interfaces are shown in Figure 2.4. The high-
impedance interface required for the voltage-mode operation can be implemented using
an operational amplifier [7, 16] or just a MOS transistor [8]. The voltage-mode mixer-
baseband interface with load resistors in Figure 2.4 a) is implemented in [7, 8, 16]. In
this solution, the resistance values determine the voltage gain from the LNA input to
the mixer output. However, the mixer bias current and supply voltage limit the feasible
resistance values. Adding current sources in parallel with the resistances would reduce
the bias current flowing through the resistors, allowing higher resistance values, and
would result in an increased impedance level and voltage gain. However, additional
current sources will add another noise source to the interface. The voltage-mode mixer-
baseband interface with floating load resistors and current sources in Figure 2.4 b) is
implemented in [11, 22]. Now the whole current drawn by the mixer flows through
current source transistors, resulting in increased noise. However, the resistance values
can be increased for larger voltage gain. Resistances also take care of the common-
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output. The front-end voltage gain is now determined from the low-noise amplifier
(LNA) input to the mixer output. In a current-mode interface the signal current is
driven to a low-impedance node. Hence there is no voltage swing at the mixer output,
and the signal current is converted to a voltage at the output of the first baseband stage.
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stage, and is now determined from the LNA input to the output of the first baseband
stage. Next, some voltage- and current-mode interface topologies are discussed.
Two voltage-mode mixer-baseband interfaces are shown in Figure 2.4. The high-
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baseband interface with load resistors in Figure 2.4 a) is implemented in [7, 8, 16]. In
this solution, the resistance values determine the voltage gain from the LNA input to
the mixer output. However, the mixer bias current and supply voltage limit the feasible
resistance values. Adding current sources in parallel with the resistances would reduce
the bias current flowing through the resistors, allowing higher resistance values, and
would result in an increased impedance level and voltage gain. However, additional
current sources will add another noise source to the interface. The voltage-mode mixer-
baseband interface with floating load resistors and current sources in Figure 2.4 b) is
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12 Baseband Circuits for Wireless Sensors
VDD
MIXER
VDD
−
+
MIXER
VOUT
a)
RR
−
+
VOUT
RR
MIXER BASEBAND BASEBANDMIXER
b)
Figure 2.4 Different voltage-mode mixer-baseband interfaces.
VDD
MIXER
VOUT
VB2
VDD
−
+
MIXER
VOUT
IBIBIBIB
R
R
b)
VB1
MIXER BASEBANDBASEBAND
a)
MIXER
Figure 2.5 Different current-mode mixer-baseband interfaces.
mode feedback circuit (CMFB). For all-MOS realization, the resistances would have to
be removed and the transistors would have to have separate diode-connections, making
the mixer load impedance ∼ 1/gm, where gm is the transistor transconductance. In
many cases, the impedance level is insufficient, resulting in poor voltage gain and
increased NF in the receiver. The impedance level could again be increased by adding
current sources in parallel, again adding another noise source to the interface.
Two different current-mode mixer-baseband interfaces are shown in Figure 2.5.
The low-impedance node required for the current-mode operation can be, for example,
a transimpedance amplifier input or a cascode transistor source. Furthermore the mixer
bias current can be optimized, since the biasing is based purely on current sources [P1].
The current mode mixer-baseband interface can be implemented using current source
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The low-impedance node required for the current-mode operation can be, for example,
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bias current can be optimized, since the biasing is based purely on current sources [P1].
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loads, as shown in Figure 2.5 a) [24]. In this realization, the low-impedance node
is implemented using a transimpedance amplifier. This transimpedance amplifier can
be used as the first stage of a lossy active-RC integrator [24], in which integrating
capacitors are added in parallel with the feedback resistor. If a lossless active-RC
integrator is used, an additional DC feedback loop has to be implemented to provide
appropriate biasing.
The current mode mixer-baseband interface can also be implemented using cas-
code transistors, as shown in Figure 2.5 b) [P1,P2]. N-channel MOS (NMOS) cascode
transistors can be removed for operation with a very low power supply. If required, the
impedance level at the P-channel MOS (PMOS) cascode transistor sources can be low-
ered using regulated PMOS cascode transistors, in which a feedback amplifier is used
to keep the cascode transistor drain-source voltage as stable as possible [25,26]. Com-
pared to the topology in Figure 2.5 a), the current through the PMOS current sources is
larger, resulting in increased noise. However, neither operational amplifiers nor resis-
tors are required, making the topology suitable for all-MOS realizations. Furthermore,
the topology is well suited to operation with a very low supply voltage.
It can be concluded, that for low-voltage applications, a current-mode interface is
more suitable, since there is no voltage signal at the mixer output. Hence the mixer
does not require additional headroom for voltage swing. The noise contribution of the
current-mode interface is equal to or larger than that in the voltage-mode interface [21].
However, in sensor applications, some operating range can be traded for noise. Finally,
the current-mode interface topology shown in Figure 2.5 b) is well suited for all-MOS
realizations.
2.3.2 Continuous-Time Active Filters
The most popular baseband filter architectures for sensor receivers are active-RC [7,
11, 14, 27] and gm-C [8, 12, 28, 29]. Next, the two filter topologies are introduced.
2.3.2.1 Active-RC
A very popular continuous-time filter topology is based on an inverting active-RC in-
tegrator shown in Figure 2.6. In practice, the fully differential structure shown in
Figure 2.6 b) is used, since it is less sensitive to power supply noise and even-order
harmonic distortion. However, the required silicon area is approximately doubled. The
active-RC integrator requires a resistor, an operational amplifier, and a capacitor in a
negative feedback loop. As a result of the negative feedback loop, there is a virtual
ground at the operational amplifier inputs. When the input signal voltage is applied,
the input resistor R transforms the input voltage into a current, which is integrated by
the feedback capacitor C. The resulting transfer function for the active-RC integrator
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in the s-domain is
VOUT (s) =− 1
sRC
VIN . (2.12)
The benefits of the active-RC integrator are that as a result of the virtual ground, dif-
ferent input signals can be summed at the operational amplifier input without any addi-
tional active components by adding an another input resistor. In addition, lossy integra-
tors can be implemented, without any additional current, by adding a resistor in parallel
with the integrating capacitor. Additionally, the active-RC integrator is insensitive to
parasitic capacitances, since the input and the output of the operational amplifier have
well-controlled voltages. The drawback of active-RC integrators is that the filter time
constant varies considerably as a result of variations in temperature and process, since
the variations in the resistors and capacitors do not correlate. Hence, in practice, the
time constants are tuned using parallel integrating capacitors, resulting in increased
silicon area. The silicon area can be reduced using MOSFET-C integrators, in which
the resistor is replaced with a MOS-transistor operating in a triode-region, as shown
in Figure 2.7. The area required by the transistors is much less than that required by
the resistors. In addition, the filter time constants can be tuned by changing the control
voltage Vctrl at the MOS-transistor gate. The drawback of the solution is a reduced
linear signal range.
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2.3.2.2 gm-C
Another widely used continuous-time integrated filter technique is a gm-C filter. A
single-ended inverting gm-C integrator used in gm-C filters is shown in Figure 2.8. The
input voltage at the input of a voltage-to-current converter or transconductor [30] with
a transconductance gm is converted to a current at the transconductor output, where it
is integrated by the capacitor C. The resulting transfer function for the gm-C integrator
in the s-domain is
VOUT (s) =−gm
sC
VIN . (2.13)
Typically, for linear transconductors , a combination of several transistors is used, each
contributing noise. Hence, compared to the RC integrator, the noise of the gm-C in-
tegrator is significantly higher, with values of 2 to 3 being common [31]. While the
active-RC integrator does not require additional active components for input signal
summing and for lossy integrators, the gm-C integrator requires additional parallel
transconductors for summing different input signals and for realizing the lossy inte-
grator shown in Figure 2.13.
Because of their better immunity to power supply noise and even-order harmonic
distortion, gm-C filters are also implemented using a fully differential gm-C integrator
as shown in Figure 2.9 a). The fully differential structure doubles the total capaci-
tance, as is the case for active-RC realizations (Figure 2.6), where the resistance is also
doubled. Fortunately, a fully differential gm-C integrator with a floating capacitor, as
shown in Figure 2.9 b), can be used to reduce the total capacitance to one quarter of
the original capacitance. In applications, where the silicon area should be minimized,
this gives a great advantage over active-RC realizations.
The gm-C filter time constant also varies as a result of temperature and process vari-
ations. However, tuning the gm-C filters time-constants is possible by using capacitor
arrays, as in active-RC filters, or tuning the bias currents, in which case continuous
tuning becomes possible. Invariably, the use of continuous tuning brings some loss of
maximum signal handling capability [31,32]. However, the savings in silicon area and
the much better tuning accuracy act in favor of bias current tuning.
gm-C integrators are sensitive to parasitic capacitances at the output of a transcon-
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ductor. The effect of the parasitic capacitances can be greatly reduced by using an
operational transconductance amplifier (OTA), discussed later in Section 3.3.1, in the
gm-C-OTA integrator shown in Figure 2.10 [33].
For modest linearity applications, such as sensor receivers, MOS transistors may
replace the capacitors, thus allowing a high capacitance per unit area and implemen-
tation in fabrication processes intended for purely digital very large-scale integra-
tion [34]. However, floating capacitors are hard to implement using only MOS transis-
tors. Hence, in all-MOS realizations, structures with grounded capacitors are preferred,
eliminating structures with floating capacitors, such as the fully differential gm-C in-
tegrator with a floating capacitor in Figure 2.9 b) and in the gm-C-OTA integrator.
However, the gm-C-OTA integrator can be implemented using PMOS transistors op-
erating in the triode region, since the common-mode levels at the input and output
of the OTA can be different, making possible the appropriate voltage over the PMOS
transistors [35].
2.3.2.3 All-MOS gm-C Filter
For sensor receivers operating on a single button cell battery, the key requirements are
extremely low power dissipation and material costs. In addition, the receiver has to
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be able to operate with a supply voltage limited to 1.0–1.5 V. Taking these specifica-
tions into account, a suitable filter architecture for sensor receivers is the gm-C filter.
Furthermore, a simple realization using only MOS transistors results in a small area
and compatibility with processes optimized for digital signal processing. Even though
the fully differential structures are less sensitive to noise and distortion, the use of
two single-ended circuits without intermediate cross-connections, a so-called pseudo-
differential structure [28], is a good alternative. This structure does not need a CMFB
circuit, which helps the design when using low supply voltages. However, the struc-
ture offers no common-mode rejection. Hence, mismatches in the pseudo-differential
signal chains convert some of the common-mode signal to differential. Next, basic
single-ended building blocks for all-MOS gm-C filters are discussed.
A single-ended lossless inverting gm-C integrator and its equivalent all-MOS tran-
sistor implementation are shown in Figure 2.11. A non-inverting counterpart is shown
in Figure 2.12. The MOS capacitor is implemented using a NMOS transistor in
inversion. An accumulation region PMOS transistor would be more linear [34], but
implementing both the transconductor and MOS capacitor with the same type of tran-
sistor results in better matching in process variations. To make it possible to imple-
ment a lossy gm-C integrator, an additional transconductor is required, as shown in
Figure 2.13.
Using the building blocks described above, the single-ended all-MOS gm-C biquad
shown in Figure 2.14 can be implemented [P1]. A biquad using similar building blocks
to those described above is presented in [36]. However, this biquad structure requires
floating capacitors, making an all-MOS implementation difficult.
Higher even-order filters can be implemented by cascading the biquad stages. For
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the odd-order filters, one of the poles lies on the real axis of the s-plane. Thus the
pole can be realized by using passive components available in an analog process [37,
38]. In an all-MOS realization, the pole can be implemented for a current-mode input
signal IIN with a diode-connected MOS transistor and a MOS capacitor, as shown in
Figure 2.15. This kind of structure is used in [P1, P2] to implement the real pole in
the mixer-baseband interface. In [P2], a second real pole is implemented to provide
an additional attenuation of strong out-of-band interfering signals. Using the building
blocks described above, higher-order filters can also be implemented with a leapfrog
structure, resulting in lower sensitivity to component variations.
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2.3.2.4 Comparison of Active-RC and gm-C Filters
At low frequencies, where sensor applications are used, gm-C filters dissipate less
power and have smaller silicon area than active-RC filters, whereas active-RC filters
have better dynamic range and noise properties [21, 31, 32]. As mentioned earlier, ex-
tremely low power dissipation and material costs are the key requirements for battery-
powered sensor modules. Hence, in sensor receivers, good dynamic range and noise
properties can be traded for low power and a reduced silicon area. The continuous-time
filters for sensor receivers are compared using (2.11) in Table 2.1. Table 2.1 shows that
the top four filters in terms of low energy dissipation per pole (FOMF ), are gm-C filters.
Furthermore, the top five filters in terms of low power dissipation are gm-C filters.
Table 2.1 Comparison of Continuous-Time Filters
Ref. Year Gain [dB] PD [µW] fbb[kHz] Order Arch. FOMF [nJ]
[28] 1999 0 10.5 100 5 gm-C 0.02
[7] 2000 20 210 25 4 Active-RC 2.10
[8] 2001 0 100 100 5 gm-C 0.20
[11] 2003 12.4 2520 2200 5 Active-RC 0.23
[12] 2003 20 4000 500 4 gm-C 2.00
[29] 2003 0 167 50 3 gm-C 1.11
[14] 2004 20 600 120 3 Active-RC 1.67
[27] 2004 55 4860 1000 6 Active-RC 0.81
[P1] 2005 9.51 782 550 3 gm-C 0.05
[P2] 2006 9.51 482,3 546 4 gm-C 0.02
1 Gain after the mixer-baseband interface.
2 Includes the mixer-baseband interface current consumption, which is approximately half of
the total filter current consumption.
3 Simulated.
2.3.3 Limiter and Received Signal Strength Indicator
In wireless systems, detecting the strength of the incoming signal enables both the
receiver gain and the transmitted power to be adjusted in order to optimize the system
performance. The gain control can be implemented using either an automatic gain
control (AGC) amplifier or a limiter. A limiter or a limiting amplifier is a chain of
cascaded gain stages that saturate the input signal to a constant value. For wireless
sensor networks, the limiter is preferred to AGC since it can handle a larger dynamic
range while consuming less power [39]. In addition, limiters can be used for 1-bit A/D-
conversion [P2, 20]. Since the limiter limits the incoming signal, it loses the incoming
signal strength information. However, a RSSI can be used together with the limiter to
detect the level of the incoming signal. Hence the adjustment of either the gain of the
limiter or the transmitted power is possible. Since limiters are typically implemented
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together with RSSI circuits, both are next discussed simultaneously.
A successive-detection logarithmic amplifier [40], shown in Fig. 2.16, is typically
used in RSSI implementations in wireless receivers. In this kind of structure, the log-
arithmic response is achieved via piecewise linear approximation. The benefits of the
logarithmic amplifier are that it can handle a wide dynamic range, together with accu-
rate signal level detection. If accurate signal level detection is not required, the RSSI
can implement only a single detection level [P2].
2.3.3.1 DC Offset Compensation Techniques for Limiters
Since a limiter is a chain of cascaded gain stages and has a very high gain, even a
small offset voltage resulting from mismatches or from preceding stages may saturate
the output of the limiter. Hence, DC offset compensation techniques have to be used.
Next, some DC offset compensation schemes from the literature are discussed.
The AC coupling technique removes DC offset from the circuit output [41]. A
circuit that performs AC coupling is shown in Figure 2.17. The transfer function of the
circuit is
HAC(s) =
sRC
1+ sRC
. (2.14)
VIN VOUT
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C
Figure 2.17 AC coupling.
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Figure 2.18 The feed-forward offset cancellation technique.
In an all-MOS implementation, the resistor can be implemented using a MOS transistor
operating in a triode region. However, the floating capacitor is hard to implement with
only MOS transistors. Hence, the silicon area of the AC coupling circuit can be large,
especially in a balanced structure, where the number of capacitors is doubled. The AC
coupling circuit high-pass filters the input signal, and hence removes the offset voltage
from the output. Hence, the AC coupling circuit can be used in cases where the input
offset voltage does not have to be canceled or removed.
Another way to remove the offset voltage at the circuit output is a feed-forward
offset cancellation technique [42]. Feed-forward offset cancellation has been used in
[43]. In the feed-forward offset cancellation technique the input offset is detected with
a separate circuit and removed at the output. The principle is shown in Figure 2.18. The
drawback of the technique is that it does not remove the offset voltage of the amplifier.
The idea of feed-forward offset cancellation can also be used to implement common-
mode feed-forward (CMFF) circuits to replace CMFB circuits [44,45]. In this work, a
CMFF circuit is used in the RSSI design in [P2].
A way to realize DC offset compensation that removes or cancels the offset voltage
at the circuit input is to use a DC feedback loop, as shown in Figure 2.19. The offset
voltage from the preceding stage is canceled, as well as the offset voltage of the ampli-
fier A0. However, the offset voltage of the feedback path is not canceled, and is treated
in the same way as the signal. This issue is also discussed in Section 3.5. The transfer
function of the circuit is
HS(s) =
A0
1+A0HFB(s)
, (2.15)
where A0 is the amplifier gain at zero frequency and HFB(s) is the transfer function
of the feedback loop. It is assumed that the amplifier bandwidth does not limit the
operation of the signal band of interest. The feedback loop transfer function HFB(s)
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for a single-pole low-pass system is given by
HFB(s) =
AFB(s)
1+ sωFB
, (2.16)
where AFB is the DC gain of the feedback loop and ωFB is the−3-dB corner frequency
of the feedback loop. Substituting (2.16) into (2.15) gives
HS(s) =
A0
1+A0AFB
·
1+ sωFB
1+ s(1+A0AFB)ωFB
≈ 1
AFB
·
1+ sωFB
1+ sA0AFBωFB
. (2.17)
The system has a DC gain
HS(0) =
1
AFB
, (2.18)
and a left half-plane zero at ωFB. As can be seen, the low-pass filter in the feed-
back loop creates a high-pass filter with a −3-dB corner frequency approximately at
A0AFBωFB. It should be noticed that the corner frequency moves to a higher frequency
with a factor A0AFB. Hence, in order to keep the high-pass filter −3-dB corner fre-
quency below the desired signal band, the −3-dB corner frequency of the low-pass
filter in the feedback loop has to be low, resulting in a large silicon area. The high-
pass corner frequency can be lowered by reducing the gain of the feedback loop AFB
or the gain of the main amplifier A0. If the feedback has attenuation (AFB < 1), the
input-referred offset voltage of the feedback path is increased. Hence large attenuation
factors may not be acceptable if the output signal VOUT is small. However, this is not
the case in limiting amplifiers, where the output is always limited to supply voltages.
Moreover, it should be noted that the attenuation does not affect the feedback offset
voltage shown at the input, which is typically a more critical parameter. Reducing
the gain of the main amplifier A0 could also be used to lower the high-pass corner
frequency. However, the gain A0 is typically either optimized or maximized for the
system, allowing very little room to play with. Next, the properties and trade-offs of
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different feedback mechanisms used in the literature are discussed.
The low-pass filter in the feedback loop has been implemented in designs [22, 39,
41, 46–49] using an RC filter in the feedback loop. Since the area of an integrated
passive RC pole is very large when the −3-dB corner is low, an external capacitor has
to be used. Fully integrated implementation can be achieved by replacing the passive
RC pole with an integrator [P1, 50, 51]. Furthermore, the required silicon area can
be effectively reduced with a DC feedback loop implemented using digital circuitry
[P2, 52].
An interesting case of the a DC feedback loop is when the amplifier A0 is a limiter,
which limits the signal at the last stages. If we have a minimum input signal VIN,min,
which is amplified to the limited output with a maximum transient gain AMAX , the
transient gain of the limiter at zero frequency is
A0,tran =
VIN,min
VIN
AMAX (2.19)
Now, (2.17) changes to the form
HS(s)≈ 1AFB ·
1+ sωFB
1+ sVIN,min
VIN
AMAX AFBωFB
. (2.20)
The resulting−3-dB high-pass corner frequency is approximately VIN,minVIN AMAX AFBωFB.
The corner frequency depends on the input signal level, and moves to a lower frequency
as the input signal level increases. In order to minimize signal distortion, the input
signal should be at a much higher frequency than the high-pass filter corner frequency.
Hence, in a limiter, the highest signal distortion occurs with the minimum input signal.
According to (2.17) and (2.20), the DC offset suppression, namely the DC gain
of the feedback system, remains the same, regardless of the input signal. Hence, if
the DC offset is signal-independent, the offset seen at the output of the limiter stays
unchanged. Furthermore, since the signal at the limiter output is limited to a fixed
amplitude, according to (2.10), the duty cycle at the output of the limiter remains the
same, regardless of the amplitude of the input signal.
It can be concluded that if the high-pass filter corner frequency is designed to fulfill
the signal distortion and duty-cycle requirements with the minimum input signal, the
requirements are fulfilled with higher input signal levels, assuming that the offset at the
limiter input is signal-independent. If the offset voltage at the limiter input increases
with the input signal, the duty cycle is degraded.
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2.3.3.2 Limiter Gain and Bandwidth
The gain and bandwidth of each gain stage in a limiter determine the overall perfor-
mance of the limiter. In addition, the number of cascaded gain stages has an effect
on the overall power dissipation. Next, the effect of cascading multiple gain stages on
overall performance is discussed.
A basic limiter gain stage is a single-pole amplifier which has a low-pass transfer
function
A(s) =
As
1+ sωc
, (2.21)
where As is the amplifier gain at zero frequency and ωc is the gain stage corner
frequency. For an M-number of cascaded gain stages in (2.21), the transfer function is
Hcasc(s) =
AM0(
1+ sωc
)M . (2.22)
To determine the −3-dB corner frequency of the cascaded gain stages, we have to
calculate the magnitude response of Hcasc( jωcasc)
|Hcasc( jωcasc)|= A
M
0∣∣∣∣∣
√(
1+ ωcascωc
)2∣∣∣∣∣
M . (2.23)
At the corner frequency, the gain should be A
M
0√
2 . Hence, the denominator in (2.23)
must equal to
√
2, resulting in a new −3-dB corner frequency of
ωcasc = ωc ·
√
21/M−1. (2.24)
As can be seen from (2.24), the −3-dB corner frequency of the cascaded gain
stages is shifted to a lower frequency with a factor
√
21/M−1. If the gain stage −3-
dB corner frequency is normalized with respect to the −3-dB corner frequency of the
cascade ωcasc, we get
ωnorm =
1√
21/M−1
, (2.25)
and if we express the total gain of the M-stage cascade with Atot = AM0 and calculate a
gain-bandwidth product (GBW ) for a single gain stage, we get
GBW = Asωnorm =
A1/Mtot√
21/M−1
. (2.26)
Furthermore, for a transconductance amplifier, we can express GBW by
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GBW = gm
CL
, (2.27)
where gm is the transconductance of the amplifier and CL is the total load capacitance
at the amplifier output. The transconductance gm of a saturation region MOS transistor
depends on the drain current ID through the relation gm ∼
√
ID, which can be expressed
as a function of power dissipation
gm ∼
√
PD
VDD
, (2.28)
where PD is the power dissipation and VDD is the supply voltage. Hence, the GBW and
power dissipation of a transconductance amplifier operating in the saturation region
have the relation
PD ∼ GBW 2. (2.29)
If we then estimate the total power dissipation of the cascaded gain stages using
(2.26) and (2.29), we can write for an M-stage cascade
Pcasc = M ·GBW 2 = M ·
(
A1/M−1tot√
21/M−1
)2
. (2.30)
The result from (2.30), with a total gain of 48 dB, is shown in Figure 2.20. As
shown in Figure 2.20, the optimal power dissipation is achieved using five gain stages,
as is the case in the designs [P1, P2].
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Figure 2.20 Limiter power dissipation vs. number of gain stages.
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Chapter 3
Analog-to-Digital Converters
for Sensor Applications
3.1 General
Commercial wireless communication is driven by consumers, who want higher data
rates to support newer applications. In order to meet this demand, one part of this the-
sis is a low-pass ∆Σ modulator A/D converter for a mobile terminal GSM/WCDMA
receiver, which benefits from the technology scaling in terms of increased bandwidth
and reduced power dissipation [P3]. Even though the technology scaling results in in-
creased bandwidth and improved digital signal processing capabilities, the drawbacks
are that the available gain from a single transistor is reduced, and the supply voltage is
reduced, making the design of analog circuits more difficult. However, the ∆Σ mod-
ulator A/D converter designed in [P3] demonstrates that with a robust design, a good
analog performance can be achieved when using deep sub-micron technologies.
In contrast to the high-speed A/D converters required for wireless communications,
A/D converters with medium resolution (8–12 bits) at sample rates up to a few mega-
hertz have emerged recently. Such A/D converters can be used in applications that
require a small die area and low power dissipation at the cost of reduced accuracy.
Possible applications are, for example, sensors, toys, and different measurement and
control systems.
When A/D converters are being designed for sensor applications, the energy con-
sumption of the sensor nodes will determine both the lifetime of the individual nodes
and the scope of possible applications, as already discussed in Chapter 2. In addition
to low power dissipation, the size and cost of individual sensor nodes is critical, and
hence the silicon area should be minimized. Finally, in order to extend the lifetime of
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Figure 3.1 Mobile phone as a terminal in a sensor system.
the sensor, the A/D converter should be as flexible as possible, so as to be able to re-
duce power dissipation when the maximum speed or accuracy is not required. Different
solutions for these applications are presented in [P4, P5, P6].
Both the A/D converters described above can be used in the sensor systems shown
in Figure 3.1, where the mobile phone operates as a terminal for different sensors.
3.2 Specifications for A/D Converters
In order to be able to compare and characterize the performance of different A/D
converters, some specifications are needed [53]. Specifications can be divided into
two categories: static and dynamic specifications. Static specifications measure the
DC characteristics of the A/D converters, which are important, for example, in very
low-frequency sensor systems. Dynamic specifications measure frequency properties,
which are important, for example, in audio and telecommunication systems.
3.2.1 Static Specifications
The static performance of the A/D converter is characterized measuring differential
nonlinearity (DNL) and integral nonlinearity (INL). With these specifications, the ac-
curacy, quantization errors, and linearity of the A/D converter can be measured. The
DNL and INL are specified from the A/D converter transfer curve and can be presented
as a function of output code, as a single maximum value or as a range between the
most positive and negative values. However, presentation as a function of output code
gives information about the quantization errors and linearity of the A/D converter. The
relationship between the input signal and the output values for an ideal A/D converter
is a discrete staircase transfer curve. The full-scale voltage input range VFS of the A/D
converter is divided into uniform intervals, with an ideal step size equal to the least sig-
nificant bit (LSB). The number of code transition levels in the discrete transfer function
is equal to 2N − 1, where N is the number of digitized bits of the A/D converter. The
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Figure 3.1 Mobile phone as a terminal in a sensor system.
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bits, and is given by
VLSB =
VFS
2N
. (3.1)
The DNL is the difference, after correction for static gain, between a measured
step size and the ideal step size, divided by the ideal step size. So DNL measures
the variation of the step size relative to the ideal step size. The DNL also shows,
if the A/D converter has missing codes. If for a certain code the DNL ≤ −0.9, the
code is specified as a missing code [53]. The INL is a cumulative DNL and can be
computed by integrating the DNL data. The INL is defined as the difference between
the ideal and measured code transition levels after correction for static gain and offset.
A monotonic A/D converter has output codes that do not decrease (increase) for a
uniformly increasing (decreasing) input signal, disregarding random noise. To fulfill
this specification, the INL should not deviate by more than ±1/2 LSB or the DNL
should not deviate by more than ±1 LSB. Both DNL and INL are usually expressed in
units of LSBs.
3.2.2 Dynamic Specifications
With dynamic specifications, the noise, distortion, dynamic linearity, settling errors,
and sampling time uncertainty of the A/D converter are characterized.
Signal-to-noise ratio (SNR) for a pure sine wave input of specified amplitude and
frequency is specified as the ratio of the root-mean-square (rms) amplitude of the A/D
converter output signal to the rms amplitude of the output quantization noise in deci-
bels. The quantization noise caused by quantization errors depends on the quantiza-
tion step size VLSB. If the quantization error is considered uncorrelated and signal-
independent, it is evenly distributed in the range ±VLSB/2. The mean square value of
the quantization error is given by
e2rms =
1
VLSB
Z VLSB/2
−VLSB/2
e2de =
V 2LSB
12
. (3.2)
If the A/D converter input signal is a pure sine wave with a full-scale peak-to-peak
amplitude, the signal mean square value is given by
V 2sine,rms =
V 2FS(
2
√
2
)2 . (3.3)
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Combining (3.1), (3.2), and (3.3), the SNR is given by
SNR = 20log
(√
3
2
2N
)
= 6.02N +1.76 dB. (3.4)
Equation (3.4) is independent of the sampling frequency and assumes that the quan-
tization noise of (3.2) is evenly distributed over the signal bandwidth. According to the
Nyquist criteria, all the sampled quantization noise power folds over the Nyquist band
[0, fs/2], where fs is the sampling frequency. Now, the power spectral density of the
quantization noise is given by
E2( f ) = 2e
2
rms
fs . (3.5)
If the desired signal bandwidth is limited to the frequency range [0, fbw] using a
digital filtering with a brick wall response H( f ), the noise power in the signal band is
n2bw =
Z fbw
0
E2( f ) |H( f )|2 d f = 2e
2
rms
fs fbw =
e2rms
OSR
, (3.6)
where the oversampling ratio (OSR) is defined as a ratio of signal bandwidth and
sampling frequency, and is given by
OSR = fs
2 fbw . (3.7)
From (3.6) it can be noticed, that for a sinusoidal signal, the in-band rms noise is
reduced by the square root of the OSR. Hence, doubling the OSR halves the quanti-
zation noise power, which denotes an increase of 3 dB or 0.5 bits in the accuracy of
the A/D converter. In the event of oversampling, (3.4) can be written in the following
form:
SNR = 6.02N +1.76+10log(OSR). (3.8)
Oversampling also relaxes the requirements for the input anti-aliasing filter re-
quired to band-limit the input signal frequencies below one half of the sampling fre-
quency fs, and for large OSR ratios a simple RC-filter may be adequate. According to
the Nyquist criteria, A/D converters with a signal band fbw = fs/2 are called Nyquist-
rate converters. However, in practice A/D converters with a low OSR (<8) are classified
as Nyquist-rate converters and A/D converters with a higher OSR are classified as over-
sampling converters.
The definition of the signal-to-noise and distortion ratio (SNDR) is similar to SNR;
however, the noise is defined to include not only random quantization errors but also
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nonlinear distortion and the effects of sampling time errors. In practice, the achievable
SNDR is somewhat reduced by noise, distortion, and other non-idealities in the realized
A/D converter. The effective number of bits (ENOB) is a measure of the SNDR used to
present the actual accuracy of the A/D converter in bits. ENOB is defined as
ENOB = SNDR−1.766.02 . (3.9)
The dynamic range (DR) shows the available input signal range of the A/D con-
verter. It is specified as the ratio between a full-scale input signal and the minimum
input signal detectable at the output of the A/D converter. The dynamic range is ob-
tained by measuring the SNDR of the A/D converter as a function of input signal power.
The dynamic range is the difference between the full-scale input signal power and the
input signal power where SNDR = 0.
The spurious-free dynamic range (SFDR) is the ratio of the amplitude of the output-
averaged spectral component of the A/D converter at the input signal frequency fIN to
the amplitude of the largest harmonic or spurious spectral component observed over
the full Nyquist band.
3.2.3 A/D Converter Performance Comparison
The static and dynamic specifications described above characterize the performance of
the A/D converter very accurately. However, these specifications do not take the power
dissipation of the A/D converter into account. Furthermore, in many applications the
required silicon area is also a key factor. To be able to compare different A/D convert-
ers, the widely accepted modified Walden figure of merit is used [54]. In addition, a
new figure of merit that takes both power dissipation and silicon area into account is
introduced.
A figure of merit that takes the power dissipation into account by calculating energy
per conversion step is given by
FOMP =
PD
2ENOB ·2 · fbw , (3.10)
where PD is the power dissipation of the A/D converter and fbw is the signal bandwidth.
If the performance (ENOB) degrades at higher input signal frequencies, the FOMP
should be calculated with a minimum ENOB at the signal bandwidth.
The FOM that takes the silicon area into account is given by
FOMA =
A
2ENOB ·2 · fbw , (3.11)
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where A is the silicon area of the A/D converter.
The figures of merit FOMP and FOMA take only either the power dissipation or the
silicon area into account. As discussed earlier, in Section 1, both the power dissipation
and the silicon area are important parameters in sensor systems. Hence a figure of merit
that takes both the power dissipation and the silicon area into account is introduced.
The figure of merit is given by
FOMPA =
PD ·A
2ENOB ·2 · fbw . (3.12)
3.3 Building Blocks for Switched-Capacitor Circuits
3.3.1 Operational Amplifiers
Operational amplifiers are the main building blocks in traditional switched-capacitor
(SC) circuits. They need to fulfill the speed, settling accuracy, gain, noise, current con-
sumption, supply voltage, and output voltage swing requirements for the application
in question. A brief introduction to different operational amplifier topologies is given
here.
3.3.1.1 Operational Amplifier Properties
Operational amplifiers have several properties that affect the performance of SC cir-
cuits. In SC circuits the operational amplifier does not have to drive resistive loads,
only capacitive loads. The benefit of driving solely capacitive loads is that no output
voltage buffers are required. In addition, if all the amplifier internal nodes have low
impedance, and only the output node has high impedance, the speed of the amplifier
can be maximized. Amplifiers with these kinds of properties are referred to as opera-
tional transconductance amplifiers (OTA) [30].
The DC gain and GBW of the operational amplifier affect the settling accuracy
of SC circuits. The requirements for DC gain are much higher for algorithmic A/D
converters than for ∆Σ modulator A/D converters, whereas the GBW requirements are
much more stringent for ∆Σ modulator A/D converters because of the high OSR. In
addition to DC gain and GBW, the settling properties also depend on the slew rate
capabilities of the operational amplifier. If the slewing current Islew is too small, the
time for exponential settling determined by GBW is reduced.
With low supply voltages, the output swing of operational amplifiers becomes very
important, since it determines how large a signal swing can be used, setting one limit
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for the achievable SNR. In addition, a large output swing helps to keep the operational
amplifier output signal in a linear region, thus reducing distortion.
The MOS transistors used in operational amplifiers introduce noise, which can be
expressed as [55]
e2n =
4γkT
gm
+
KF
WLCox f , (3.13)
where k is the Boltzmann constant, T is the absolute temperature, gm is the transistor
transconductance, γ is a process-dependent noise excess factor, with a typical value
of 2/3, KF is a process-dependent flicker noise parameter, Cox is the transistor gate
oxide capacitance, f is the frequency, and W and L are the width and length of the
transistor gate, respectively. The first term in (3.13) describes the thermal noise of
the MOS transistor and the second term describes the flicker noise or 1/f-noise. The
flicker noise parameter KF is smaller for PMOS transistors, and hence PMOS input
transistors are often preferred when a low noise level at low frequencies is important.
The noise contribution of thermal noise can be reduced by increasing the transistor gm,
whereas the flicker noise can be reduced by increasing the size of the transistor.
3.3.1.2 Single-Stage Operational Amplifiers
Single-stage operational amplifiers offer high speed with moderate gain. To make the
comparison easier, some properties of the single-stage OTAs that are discussed next
are collated in Table 3.1 on page 38. To make the noise comparison easier, the input
stages of all the amplifiers are biased using same current. The output stages are also
biased with the same current to make the comparison of power dissipation easier. It is
also assumed that the load capacitance CL at the output of each amplifier is the same.
The operational amplifier gain can be increased by using cascode transistors, at the
cost of reduced voltage swing. A simple and fast telescopic cascode OTA is shown in
Figure 3.2. The telescopic cascode OTA has low current consumption, relatively high
gain, low noise, and very fast operation. However, as it has five stacked transistors, the
topology is not suitable for low supply voltages.
Another single-stage operational amplifier topology that is better suited to low sup-
ply voltages is a folded cascode OTA, shown in Figure 3.3. The current consumption
is doubled compared to the telescopic cascode OTA, but the output voltage swing is
increased, since there are only four stacked transistors. The noise of the folded cas-
code OTA is slightly higher than in the telescopic cascode OTA as a result of the added
noise from the current source transistors M10 and M11. In addition, the folded cascode
OTA is somewhat slower than the telescopic cascode OTA and has a slightly smaller
DC gain.
A push-pull current-mirror OTA, shown in Figure 3.4, has much better slew-rate
properties, and potentially larger bandwidth and DC gain than the folded cascode OTA.
3.3 Building Blocks for Switched-Capacitor Circuits 33
for the achievable SNR. In addition, a large output swing helps to keep the operational
amplifier output signal in a linear region, thus reducing distortion.
The MOS transistors used in operational amplifiers introduce noise, which can be
expressed as [55]
e2n =
4γkT
gm
+
KF
WLCox f , (3.13)
where k is the Boltzmann constant, T is the absolute temperature, gm is the transistor
transconductance, γ is a process-dependent noise excess factor, with a typical value
of 2/3, KF is a process-dependent flicker noise parameter, Cox is the transistor gate
oxide capacitance, f is the frequency, and W and L are the width and length of the
transistor gate, respectively. The first term in (3.13) describes the thermal noise of
the MOS transistor and the second term describes the flicker noise or 1/f-noise. The
flicker noise parameter KF is smaller for PMOS transistors, and hence PMOS input
transistors are often preferred when a low noise level at low frequencies is important.
The noise contribution of thermal noise can be reduced by increasing the transistor gm,
whereas the flicker noise can be reduced by increasing the size of the transistor.
3.3.1.2 Single-Stage Operational Amplifiers
Single-stage operational amplifiers offer high speed with moderate gain. To make the
comparison easier, some properties of the single-stage OTAs that are discussed next
are collated in Table 3.1 on page 38. To make the noise comparison easier, the input
stages of all the amplifiers are biased using same current. The output stages are also
biased with the same current to make the comparison of power dissipation easier. It is
also assumed that the load capacitance CL at the output of each amplifier is the same.
The operational amplifier gain can be increased by using cascode transistors, at the
cost of reduced voltage swing. A simple and fast telescopic cascode OTA is shown in
Figure 3.2. The telescopic cascode OTA has low current consumption, relatively high
gain, low noise, and very fast operation. However, as it has five stacked transistors, the
topology is not suitable for low supply voltages.
Another single-stage operational amplifier topology that is better suited to low sup-
ply voltages is a folded cascode OTA, shown in Figure 3.3. The current consumption
is doubled compared to the telescopic cascode OTA, but the output voltage swing is
increased, since there are only four stacked transistors. The noise of the folded cas-
code OTA is slightly higher than in the telescopic cascode OTA as a result of the added
noise from the current source transistors M10 and M11. In addition, the folded cascode
OTA is somewhat slower than the telescopic cascode OTA and has a slightly smaller
DC gain.
A push-pull current-mirror OTA, shown in Figure 3.4, has much better slew-rate
properties, and potentially larger bandwidth and DC gain than the folded cascode OTA.
34 Analog-to-Digital Converters for Sensor Applications
VB1
VINM VINP
VDD
VOUTM
M1
M2 M3
M9
M7
M5M4
VB2
M8
M6
VOUTP VB3
VCMFB
IB
n1p n1m
Figure 3.2 A telescopic cascode OTA.
The slew rate and DC gain depend on the current-mirror ratio K. However, too large
a current-mirror ratio increases the parasitic capacitance at the gates of the transistors
M12 and M13, pushing the non-dominant pole to lower frequencies and limiting the
achievable GBW. As shown in Table 3.1, the noise and current consumption of the
current-mirror OTA are larger than in the telescopic cascode OTA or in the folded
cascode OTA. A current-mirror OTA with dynamic biasing [56] can be used to make
the amplifier biasing be based purely on its small signal behavior, as the slew rate is
not limited. In dynamic biasing, the biasing current of the operational amplifier is
controlled on the basis of the differential input signal. With large differential input
signals, the biasing current is increased to speed up the output settling. Hence, no slew
rate limiting occurs, and the GBW requirement is relaxed. As the settling proceeds, the
input voltage decreases and the biasing current is reduced. The biasing current needs
to be kept only to a level that provides enough GBW for an adequate small-signal
performance. In addition to relaxed GBW requirements, the reduced static current
consumption makes the design of a high-DC-gain amplifier easier. The dynamically
biased current-mirror OTA was used in designs [P4, P5, P6] where large variations
in capacitive loads would have resulted in a non-optimal current consumption with a
slew-rate limited operational amplifier.
3.3.1.3 Two-Stage Operational Amplifiers
With very low supply voltages, the use of the cascode output stages limits the available
output signal swing too much. Hence, two-stage operational amplifiers are used, in
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VB1
VINM VINP
VDD
VOUTP
M1 M7
M2 M3
M5M4
M15
M11
M9
VB2
VB3
1:11:1
M13
M17
VOUTM
M6
M16
M10
M8
VB2
VB3
M12
M18
1:KK:1
K:1 1:K
KIB/2IB IB/2IB/2KIB/2
n1pn1m
Figure 3.4 A push-pull current-mirror OTA with a cascode output stage.
which the operational amplifier gain is divided into two stages, where the latter stage
is typically a common-source output stage. Unfortunately, with the same power dis-
sipation, the speed of the two-stage operational amplifiers is typically lower than that
of single-stage operational amplifiers. To help the comparison, some properties of the
two-stage operational amplifiers that are discussed next are collated in Table 3.2 on
page 38. Again, to make the comparison easier, the biasing is similar to that in the
single-stage amplifiers.
A two-stage Miller-compensated operational amplifier with a continuous-time input-
stage CMFB circuit is shown in Figure 3.5. To achieve very fast operation, local CMFB
circuits are preferred instead of only one being used. However, a drawback of the
continuous-time input stage CMFB circuit is that it reduces the available gain from
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Figure 3.4 A push-pull current-mirror OTA with a cascode output stage.
which the operational amplifier gain is divided into two stages, where the latter stage
is typically a common-source output stage. Unfortunately, with the same power dis-
sipation, the speed of the two-stage operational amplifiers is typically lower than that
of single-stage operational amplifiers. To help the comparison, some properties of the
two-stage operational amplifiers that are discussed next are collated in Table 3.2 on
page 38. Again, to make the comparison easier, the biasing is similar to that in the
single-stage amplifiers.
A two-stage Miller-compensated operational amplifier with a continuous-time input-
stage CMFB circuit is shown in Figure 3.5. To achieve very fast operation, local CMFB
circuits are preferred instead of only one being used. However, a drawback of the
continuous-time input stage CMFB circuit is that it reduces the available gain from
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the input stage, since the impedance level at the output of the input stage is reduced
compared to a traditional fully differential pair with current source loads. However, the
impedance level can be increased by using a gain enhancement technique [57] in which
the constant biased NMOS load transistors M6–M7 attenuate the current through the
CMFB transistors M8–M9. As a result, the impedance level is increased, and the gain
of the input stage can be designed to be only slightly lower than for the traditional dif-
ferential pair. The Miller compensation is implemented with the pole-splitting capac-
itors CCP and CCM and lead-compensation NMOS resistors M12 and M13. The output
stage is a common-source stage so as to maximize the output signal swing. The noise
properties of the two-stage Miller-compensated operational amplifier are comparable
to those of the telescopic cascode OTA and better than those of the folded cascode OTA.
The speed of a Miller-compensated amplifier is determined by its pole-splitting capac-
itor CC. With the same biasing and assuming CC=CL, the speed and power dissipation
of a Miller-compensated amplifier are comparable to those of single-stage amplifiers.
This kind of operational amplifier was used in [P3] to be able to operate with a 1.2-V
supply voltage.
If the gain from the two-stage Miller-compensated operational amplifier is inad-
equate, a folded cascode OTA with a common-source output stage and Miller com-
pensation, shown in Figure 3.6, could be used. The input stage is replaced with a
folded cascode OTA. This circuit gives much better gain than the operational ampli-
fiers described above. However, the current consumption and transistor count are also
increased. The noise properties are comparable with those of the folded cascode OTA.
If a cascode input stage is used, the lead-compensation resistor can be merged with the
cascode transistors. An example of this is the folded cascode OTA with a common-
source output stage and Ahuja-style compensation [58] shown in Figure 3.7. The
operation of the Ahuja-style compensated operational amplifier is suitable for larger
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Figure 3.6 A folded cascode OTA with a common-source output stage and Miller frequency
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Figure 3.7 A folded cascode OTA with a common-source output stage and Ahuja-style fre-
quency compensation.
capacitive loads than the Miller-compensated one and it has a better power supply re-
jection, since the substrate noise coupling through the gate-source capacitance of the
output stage gain transistors is not coupled directly through the pole-splitting capaci-
tors to the operational amplifier output [58].
3.3.2 Latched Comparators
In this section, the properties of different kinds of latched comparators presented in the
literature are discussed. The latched comparator architectures are compared in terms
of power dissipation, speed, and kickback noise generation. The latched comparators
are divided into static, Class AB, and dynamic latched comparators.
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Table 3.1 Comparison of different operational amplifier topologies 1/2
Topology Telescopic Folded cascode (FC) Push-pull current-mirror
Stages 1 1 1
DC gain gm3gds3 ·gds5
gm5
+
gds7 ·gds9
gm7
gm3
gds5 ·gds7
gm7
+
gds9(gds3+gds11)
gm9
K·gm3
gds7 ·gds9
gm9
+
gds11 ·gds13
gm11
∼ gm22g2ds ∼
gm2
3g2ds
∼ Kgm24g2ds
GBW gm3CL
gm3
CL
K·gm3
CL
2nd pole gm5Cn1m
gm9
Cn1m
gm3
Cn1p
Islew IB/2 IB/2 K · IB/2
Isupply IB 2IB (2+K)IB
Output swing VDD−5vds,sat VDD−4vds,sat VDD−4vds,sat
Noise 8kTgm3 ·
(
γ3 + γ9 gm9gm3
) (
γ3 + gm5gm3 γ5 +
gm11
gm3 γ11
)
(γ3 + gm5gm3 γ5 +
gm15
gm3 γ15+
gm7
Kgm3 γ7 +
gm13
Kgm3 γ13)
Table 3.2 Comparison of different operational amplifier topologies 2/2
Topology Miller comp. FC Miller comp. FC Ahuja comp.
Stages 2 2 2
DC gain gm3gds3+gds7 ·
gm15
gds11+gds15
gm3
gds5 ·gds7
gm7
+
gds9(gds3+gds11)
gm9
· gm3gds5 ·gds7
gm7
+
gds9(gds3+gds11)
gm9
·
gm17
gds15+gds17
gm17
gds15+gds17
∼ gm24g2ds ∼
gm3
6g3ds
∼ gm36g3ds
GBW gm3CC
gm3
CC
gm3
CC
2nd pole gm15
Cn1p+CL
(
1+
Cn1p
CC
) gm17
Cn1p+CL
(
1+
Cn1p
CC
) CCCn1p · gm15CC+CL
Islew IB/2 IB/2 IB/2
Isupply 2IB 3IB 3IB
Output swing VDD−2vds,sat VDD−2vds,sat VDD−2vds,sat
Noise 8kTgm3 ·
(
γ3 + γ7,9 gm7,9gm3
) (
γ3 + gm5gm3 γ5 +
gm11
gm3 γ11
) (
γ3 + gm5gm3 γ5 +
gm11
gm3 γ11
)
3.3.2.1 Static Latched Comparators
The static latched comparator has a constant current consumption during operation.
The static latched comparator presented in [59] is shown in Figure 3.8. Since the input
transistors are isolated from the regeneration nodes through the current mirror, the
kickback noise is reduced. However, the speed of the regeneration circuit is limited by
the bias current and is not suitable for low-power high-speed applications. A suitable
static latched comparator for low-voltage operation is shown in Figure 3.9 [60]. The
drawback of this approach is that the input transistors are connected directly to the
regeneration nodes, and hence this type of comparator is more susceptible to kickback
noise than the comparator in Figure 3.8.
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3.3.2.1 Static Latched Comparators
The static latched comparator has a constant current consumption during operation.
The static latched comparator presented in [59] is shown in Figure 3.8. Since the input
transistors are isolated from the regeneration nodes through the current mirror, the
kickback noise is reduced. However, the speed of the regeneration circuit is limited by
the bias current and is not suitable for low-power high-speed applications. A suitable
static latched comparator for low-voltage operation is shown in Figure 3.9 [60]. The
drawback of this approach is that the input transistors are connected directly to the
regeneration nodes, and hence this type of comparator is more susceptible to kickback
noise than the comparator in Figure 3.8.
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Figure 3.9 The static latched comparator suitable for low-voltage operation [60].
3.3.2.2 Class AB Latched Comparators
The Class AB latched comparator consumes static current during the reset phase and
after the regeneration phase. Since the current consumption increases momentarily
during the regeneration process the comparator has the Class AB operation. A similar
Class AB latched comparator to the one presented in [61, 62] is shown in Figure 3.10.
In the reset phase the current flow through the transistors M7 and M8 is prevented, and
the reset switch M3 keeps the latch outputs equal. When the comparator is latched, the
reset switch M3 is opened, and the switch M9 is closed. The transistors M1 and M7, and
M2 and M8 form two back-to-back inverters that rapidly regenerate the small voltage
difference at the latch output to pure logic value. The power efficiency and speed are
better than for the static latched comparator. However, Class AB latched comparators
generate more kickback noise, since the drains of the input transistors are connected
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Figure 3.10 The Class AB latched comparator.
directly to the regeneration nodes. The static current consumption of the circuit in
Figure 3.10 can be reduced using the circuit configuration shown in Figure 3.11 [32].
Again, during the reset phase, the outputs are shorted with a switch transistor M3. Af-
ter the reset phase, the PMOS loads M1 and M2 are allowed to regenerate the voltage
across the reset switch before the comparator is latched. After some delay, the switch
M11 is opened, and the comparator will turn into latch phase, which will rapidly gen-
erate pure logic values at the latch outputs. During the latch phase, the static current
flow through the input pair M6 and M7 is prevented using the PMOS switches M4 and
M5. Hence the static current flow after the regeneration phase is eliminated. Further-
more, the kickback transients caused by the variations at the input transistor drains are
reduced. This kind of comparator was utilized in [P3].
3.3.2.3 Dynamic Latched Comparators
The dynamic latched comparator shown in Figure 3.12 does not consume any static
power, and thus is well suited to low-power applications [63, 64]. In the reset phase,
the PMOS switch transistors M8 and M9 pull the comparator outputs to the supply
voltage. The current through the NMOS input pair M2 and M3 is prevented with the
NMOS switch transistor M1. When the comparator is latched, the two back-to-back
inverters formed by the transistors M4–M7 rapidly generate full-scale digital levels
at the outputs. After the regeneration phase, the positive and negative outputs are at
the supply voltages and no static current flow occurs. Hence the power efficiency
is maximized. Furthermore, the dynamic latched comparator is as fast as Class AB
latched comparators, since the output regeneration is not limited by any bias current.
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Figure 3.11 The Class AB latched comparator with reduced static current consumption [32].
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Figure 3.12 The dynamic latched comparator [63].
However, the drawback of the dynamic latched comparator is its large kickback noise.
This results from the fact that when the comparator is latched, the drain voltages vary
between supply voltages and the large transients are coupled to the input through the
gate-drain capacitances. In addition, the input transistors change the operating region
from the cut-off to the active region when the comparator is latched.
3.3.2.4 Preamplifier for Latched Comparators
There are different techniques to reduce the effect of the kickback noise; the most pop-
ular one is to use a preamplifier, which attenuates the kickback transients entering the
driving circuitry [65, 66]. If the comparator offset needs to be eliminated, the pream-
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Figure 3.13 The preamplifier with offset voltage cancellation.
plifier can be implemented using the circuit configuration shown in Figure 3.13. In the
reset phase (φ1), the preamplifier offset voltage is stored in a capacitor CC. The switch
φ1a is a slightly more advanced version of φ1 to make it possible to utilize bottom plate
sampling. In the comparison phase (φ2), the input signal is connected to the bottom
plate of capacitor CC. The preamplifier offset voltage is canceled at the preamplifier
input and the preamplifier output goes toward the negative supply voltage with posi-
tive input signals and toward the positive supply voltage with negative input signals.
This circuit configuration cancels the preamplifier offset voltage, but does not take into
account the offset of the following comparator. Hence, the preamplification should be
designed to be large enough to overcome the offset voltage of the following compara-
tor even with the LSB input signal. The preamplifier with offset voltage cancellation is
used together with dynamic latched comparators in the designs [P4, P5, P6]. It should
be noted that in [P5, P6] the preamplification with offset voltage cancellation requires
no additional hardware, only one extra clock step.
3.3.3 Clock Generation
The non-overlapping clock signals required to implement SC circuits can be generated
using a simple circuit constructed of logic gates, as shown in Figure 3.14. The delay
required to implement bottom plate sampling is denoted by a tb, and the delay between
the non-overlapping clock signals is denoted by a to. The main advantages of this
circuit are its simplicity and robustness. However, the non-overlapping times have to
have some margin to accommodate the process and temperature variations. A delay
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Figure 3.14 A non-overlapping clock signal generator.
locked loop (DLL) could be used to generate the required clock signals, but a DLL-
based clock generator is more complex and also consumes more area and power [67].
Thus, the simple structure shown in Figure 3.14 is used in the designs [P3, P4, P5, P6].
While ∆Σ modulators do not require complex clock generators and can be operated
almost totally with the circuit in Figure 3.14, algorithmic A/D converters require more
complex clock generation. Algorithmic A/D converters may require more than one
clock cycle (phases φ1 and φ2), so the generation of non-overlapping clock pulses is
more complex. In addition, algorithmic A/D converters require a counter that handles
the total number of bits to be converted. Finally, the final steering clock signals require
additional logic. Hence, clock generation for algorithmic A/D converters is not as
simple and robust as it is for ∆Σ modulators.
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based clock generator is more complex and also consumes more area and power [67].
Thus, the simple structure shown in Figure 3.14 is used in the designs [P3, P4, P5, P6].
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more complex. In addition, algorithmic A/D converters require a counter that handles
the total number of bits to be converted. Finally, the final steering clock signals require
additional logic. Hence, clock generation for algorithmic A/D converters is not as
simple and robust as it is for ∆Σ modulators.
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3.3.4 Basic SC circuits
The basic structures used to build SC circuits are SC integrators and sample-and-hold
circuits. Next, a short overview of these structures is given.
3.3.4.1 SC Integrator
One of the most important building blocks in SC circuits is an SC integrator. Fig-
ure 3.15 presents a parasitic-insensitive non-inverting and inverting SC integrator [55].
The clock phases for the inverting integrator are in parentheses. Bottom plate sam-
pling [68], discussed later in Section 3.4, is implemented with the clock phase φ1a,
which is a slightly more advanced version with respect to the clock phase φ1. The
parasitic capacitances at the top plate of the capacitor Cs and at the input of the op-
erational amplifier are always connected to a fixed potential through the switches S3
and S4, and therefore do not affect the operation of the circuit. Parasitic capacitances
at the input and output of the operational amplifier only have an effect on the settling
speed of the operational amplifier, and do not introduce error, if taken into account in
the characterization of the settling time of the operational amplifier. The effect of the
parasitic capacitances at the bottom plate of the capacitor Cs is also canceled. Even
though the parasitic capacitances are charged to the input voltage VIN in phase φ1, the
parasitic capacitances are discharged to a fixed potential in the clock phase φ2 through
the switch S2, and no discharge current flows through the capacitor Cs.
3.3.4.2 Sample and Hold
A sample-and-hold (S/H) circuit is an important building block for A/D converters.
The task of the S/H circuit is to sample an input voltage and hold it so that the difference
between the actual signal and the sampled and held signals is as small as possible.
Otherwise, non-linear distortion may occur. In high-speed applications, the speed and
sampling time uncertainty of the S/H circuit become essential. On the other hand, in
systems operating at low frequencies, the accuracy in the hold mode can be critical as
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a result of transistor leakage currents. Other important parameters are dynamic range,
linearity, and offset error. Since the S/H speed required in the designs [P4, P5, P6] is
relatively low, the high-speed properties of S/H circuits are not covered in this thesis.
Hence, the main S/H design parameters are dynamic range, linearity, and offset error.
A single-ended auto-zeroing S/H circuit is shown in Figure 3.16. To cancel even-
order harmonic distortion, a differential version of the S/H circuit was implemented
in the designs [P4, P5, P6]. The bottom plate sampling, discussed later in Section 3.4,
is utilized in Figure 3.16 with the clock phases φ1a and φ2a, which are slightly more
advanced versions of the sample and hold clock phases φ1 and φ2, respectively. In the
sampling phase, the input signal VIN is sampled and concurrently the S/H amplifier
offset voltage VOFF is stored in the capacitor CH, resulting in the charge
QSCH = CH(VOFF −VIN), (3.14)
where VIN is the input signal and VOFF is the amplifier offset voltage. The drawback
of this approach is that when VOFF is sampled, the amplifier noise is also sampled to
the capacitor CH. In the second phase, the amplifier is in hold mode. The charge in the
capacitor CH is
QHCH = CH(VOFF −VOUT ). (3.15)
As a result of the charge conservation law QSCH = QHCH the output voltage is
V HOUT = VIN . (3.16)
Hence the amplifier offset voltage is canceled, which means that the S/H circuit also
cancels flicker noise. This is a very important feature in applications with signals near
DC.
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3.3.5 OTA Loading
Here the implications of capacitive loading for an OTA in a closed-loop system are
discussed. Let us assume a single-pole OTA. The transfer function for such an amplifier
is given by
A(s) =
A0
1+ sp1
, (3.17)
where A0 is the amplifier gain at zero frequency and p1 is the single-pole frequency.
For the single-pole system, the GBW is given by
GBW = A0 p1. (3.18)
If the amplifier is put into a feedback loop, the transfer function is given by
AF(s) =
A(s)
1+βA(s) , (3.19)
where the factor β in the feedback loop is called a feedback factor. Substituting
(3.17) into (3.19), we get
AF(s) =
1
β
1+ sβGBW
. (3.20)
The settling time constant is then given by
τ =
1
βGBW . (3.21)
From (3.21) it can be seen, that the GBW is reduced by the factor β. Hence the
settling time depends on the feedback factor and the GBW. A special case would be a
voltage follower, in which β = 1. Then the settling depends only on the GBW. For a
transconductance amplifier, we can express the GBW by
GBW = gm
CL
, (3.22)
where gm is the transconductance of the amplifier and CL is the total load capac-
itance at the amplifier output. Thus, the settling time constant can be written in the
form
τ =
CL
βgm . (3.23)
From (3.21) and (3.23) it can be seen, that the settling time constant increases
as the feedback factor decreases. Moreover, the change in capacitive loading can be
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expressed using an effective load capacitance for the transconductance amplifier. The
effective load capacitance is given by
Ce f f =
CL
β . (3.24)
Equation (3.24) gives the real load seen by the transconductance amplifier in the
feedback loop and takes the GBW reduction resulting from β into account. Next, some
example calculations for an SC integrator are presented.
An example circuit is shown in Figure 3.17. The capacitor Cin presents the total
OTA input capacitance. The capacitor Ci is the integrating capacitor and the capacitor
Co presents the total OTA output capacitance. For the given circuit, the feedback factor
β = Ci
Cin +Ci
. (3.25)
The total load capacitance CL of the OTA is formed by Co, together with the series
combination of Ci and Cin, and can be written as
CL = Co +
Cin ·Ci
Cin +Ci
. (3.26)
Now the effective load capacitance Ceff is
Ce f f =
CL
β =
Co(Ci +Cin)
Ci
+Cin. (3.27)
The interesting part is that if the output capacitance Co = 0, the effective load of
the OTA is equal to the input capacitance Cin. In other words, if the output capacitance
Co = 0, the loading is independent of the feedback factor β. On the other hand, if the
output capacitance Co 6= 0, the effective loading of the output capacitance Co increases
as the feedback factor decreases. Hence, for optimum power dissipation, the output
capacitance Co should be minimized when the feedback factor β < 1. This information
can be used to optimize the loading of the amplifier, if applicable. In [P3], the operation
was designed in such a way that the output capacitance Co = 0 when the feedback
factor β < 1.
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3.3.6 OTA Settling Requirements
First, the settling requirement is derived for a single-pole system. For a single-pole
system, where the OTA settling requirement is N bits, the requirement for settling
error is given by
e−
Ts
τ = 2−N , (3.28)
where Ts is the settling time, τ is the settling time constant, and N is the target accuracy
in bits. If we take a natural logarithm from both sides, (3.28) transfers to the form
Ts
τ
=− lnS, (3.29)
where the settling accuracy S = 2−N . Using the settling time constant from (3.23), the
relation can now be written in the form
GBW =− lnSβTs , (3.30)
where β is the feedback factor of the closed-loop system.
If the OTA is modeled with a more accurate second-order system, the fastest set-
tling accuracy without overshoot and ringing is achieved when the system is critically
damped, with a damping factor ξ = 1. The phase margin of the critically damped sys-
tem is 76◦ [P6, 69]. The dominant pole turns the phase 90◦, so the non-dominant pole
p2 has to turn the phase an additional 14◦ at the frequency βGBW . Assuming βA0 ≫ 1,
we have
tan−1
(βGBW
|p2|
)
= 14◦, (3.31)
which gives |p2|= 4βGBW . Using (3.18), this results in the condition
p2 = 4βA0 p1. (3.32)
The general transfer function of a low-pass, second-order system in the s-plane is
ALP(s) =
a0ω2n
s2 +(ωn/Q)s+ω2n
, (3.33)
where a0 is the DC gain of ALP(s), ωn is the pole frequency, and Q is the pole quality
factor [69, 70]. The pole quality factor Q depends on the damping factor through the
relation Q = 1/(2ξ)
Now, if an inverse Laplace transform is taken from the step response of the critically
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damped second-order system (Q = 1/2), the relative settling error can be written as
L
−1
{
1
s
· ω
2
n
s2 +2ωns+ω2n
}
= e−ωnt +ωnte−ωnt , (3.34)
with ωn defined in a closed-loop system [69] as
ωn =
√
p1 p2(1+βA0). (3.35)
Using (3.32), ωn can be written as
ωn =
√
p1 ·4βA0 p1 ·βA0 = 2β ·GBW, (3.36)
with βA0 ≫ 1.
If the required settling accuracy is S, and the settling time is Ts, the minimum GBW
requirement can now be solved from
e−2β·GBW ·Ts +2β ·GBW ·Ts · e−2β·GBW ·Ts = S. (3.37)
This equation cannot be solved for GBW in a closed form, but can be evaluated numer-
ically.
The results from (3.30) and (3.37) are compared in Fig. 3.18 with Ts = 0.5µs and
β = 0.5. It can be seen that the single-pole system GBW requirement is roughly 1.5
times higher than for the critically damped second-order system. This information is
used in the designs [P4, P5, P6] to optimize power dissipation for the given settling
accuracy.
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tem GBW requirement.
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3.4 Properties of Switched-Capacitor Circuits
To be able to understand the limitations of SC circuits, a brief overview of the MOS
transistor properties and non-idealities in SC circuits is given here. In addition, the
noise properties of the SC circuits are discussed.
3.4.1 MOS Switch Transistor Properties in SC Circuits
In SC A/D converters the input signal is sampled using switches and capacitors. The
switches are typically implemented as MOS switches. An SC sampling circuit is shown
in Figure 3.19. On the left is the sampling circuit with a MOS switch transistor and
on the right an equivalent RC circuit. The capacitances Cbs and Cbd include para-
sitic capacitance from channel to bulk and source and drain junction capacitances,
respectively. The capacitances Cgs and Cgd include parasitic capacitances from gate
to channel and overlap capacitances from gate to source and drain nodes, respectively.
The parasitic capacitances introduce nonidealities such as capacitive coupling from the
clock signals to each side of the switch through gate capacitances. The resistance RON
models the finite on-resistance of the MOS switch transistor.
First, the impact of the MOS switch transistor on-resistance RON is discussed. The
NMOS switch on-resistance depends heavily on the applied overdrive voltage Vod =
VGS−Vtn. The NMOS transistor on-resistance operating in linear region is given by
RON =
1
µnCox
(W
L
)
(VGS−Vtn)
, (3.38)
where µn is the NMOS transistor carrier mobility, Cox is the NMOS transistor gate ox-
ide capacitance, VGS is the NMOS transistor gate-source voltage, Vtn is the NMOS tran-
sistor threshold voltage and W and L are the NMOS transistor gate width and length,
respectively. For PMOS switch transistors, the signs of all voltages are changed. Typi-
cally, the gate voltage VG is limited by the supply voltage. As can be seen from (3.38),
with low supply voltages the on-resistance increases, increasing the sampling circuit
VIN=VS
CS
VOUT
Vod+Vtn VG
S D VIN
CS
VOUT=
RON
CbdCbs
CgdCgs
VG
S D
Figure 3.19 Switched-capacitor sampling circuit with MOS switch.
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RC time constant. Hence, the tracking speed and settling time of the sampling circuit,
which are both important parameters in high-speed designs, are limited by the sampling
circuit RC time constant. Furthermore, the dynamic range is also reduced. In addition
to increased on-resistance and reduced dynamic range, the MOS switch on-resistance
depends on the signal through the voltage VGS, which causes harmonic distortion when
tracking continuous time signals. The signal dependence can be somewhat relaxed by
using a CMOS switch that consists of parallel NMOS and PMOS transistors. However,
in high-resolution A/D converters, the linearity requirements are more stringent.
There are a couple of known techniques to overcome the problems associated with
MOS switch transistor on-resistance. The switch on-resistance can be reduced by in-
creasing the switch gate control voltage over the supply voltage. The gate control
voltage is typically increased using charge pumps. This can be done either locally or
globally for all control voltages. To avoid possible cross-talk, the voltage generation
should be done locally. The drawback of this solution is that the transistor VGS should
not exceed the maximum allowed voltage for a given process, or the transistor may
break down or at least have reduced long-term reliability. In addition, this solution
does not take the switch on-resistance signal dependency into account. A solution that
tackles this problem is the bootstrapping technique [71], shown in Figure 3.20. In
this solution, the switch transistor VGS is made to track the input signal with an offset
voltage, typically close to the supply voltage. A practical solution is shown in Fig-
ure 3.21 [72]. In a triple well process, the switch bulk effect can be eliminated by
connecting the switch transistor bulk to the input node during the tracking phase. For
the circuit in Figure 3.21, this can be done by connecting the bulks of the transistors
MS and M1 to the node n1 so as also to avoid the forward biasing of the two tran-
sistors [67]. Implementations that eliminate the bulk effect using the standard CMOS
process are presented in [67].
As can be seen from Figure 3.19, the MOS switch has non-linear parasitic capaci-
tances to ground (bulk) and to gate. In addition, there are parasitic capacitances at the
top and bottom plates of the integrated capacitor, and in practice these capacitances
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Figure 3.21 Long-term reliable bootstrapped switch [72].
are not equal. The effect of parasitic capacitances can be canceled by using parasitic-
insensitive structures, such as the one presented in Section 3.3.4.1.
In addition to finite and signal-dependent on-resistances and non-linear parasitic
capacitances, MOS switch transistors have another significant non-ideality, called charge
injection. When the MOS switch transistor is turned off, unwanted charges are injected
into the circuit. The charge injection is mainly caused by the charge stored in the chan-
nel region flowing out to the source and drain areas. For an NMOS transistor operating
in the linear region, the channel charge is given by
Qch =−WLCox(VGS−Vtn). (3.39)
As can be seen, the channel charge depends on the signal through the voltage VGS. In
order to keep the channel charge signal-independent, the VGS should be kept constant.
A second, much smaller charge is due to the MOS switch transistor overlap capaci-
tances shown in Figure 3.19. When the switch is closed, the charge is divided between
the overlap capacitor portion of Cgd and the sampling capacitor Cs causing a charge in
the capacitor Cs
Qov,Cs =
−∆VGCovCs
Cov +Cs
, (3.40)
where ∆VG is the voltage change at the switch gate when it is turned off and Cov is the
overlap capacitance given by
Cov = WLovCox, (3.41)
where Lov is the channel overlap of the drain/source regions. As can be seen from
(3.40), the charge injection resulting from the overlap capacitances can be reduced by
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increasing the size of the sampling capacitor.
The charge injection can be either canceled or made signal-independent by using
several well-known techniques. Charge injection can be canceled by using half-sized
dummy switches with their drain and source terminals short-circuited and clocked at
the opposite clock phase compared to the sampling switch. A similar effect happens
when CMOS switches are used, as the charges from equally-sized NMOS and PMOS
switch transistors cancel each other. The drawbacks of both of these methods are that
they both rely on the matching of different transistor parameters and on the accurate
timing of the gate control clock edges.
An efficient way to make the charge injection signal-independent is bottom plate
sampling [68], shown in Figure 3.15 on page 44, in which the clock phase φ1a is a
slightly more advanced version with respect to the clock phase φ1. The reason for
this is that when the input signal VIN in a non-inverting case is sampled to the capac-
itor Cs, the switch S3 opens slightly before the switch S1. This leaves the top plate
of the capacitor Cs floating. The charge injected by the switch S3 is constant, since
the switch is always connected to a fixed voltage, and hence the VGS of the switch is
constant. When the switch S1 is opened, the charge in the capacitor Cs cannot change,
since the top plate of the capacitor is floating. Bottom plate sampling is not needed
in the clock phase φ2, since both switches, S2 and S4, are always connected to a fixed
potential, namely ground or operational amplifier virtual ground. The idea is similar
in the inverting integrator case. Finally, the resulting constant charge injection can
be made common-mode by using differential structures and then suppressed by the
common-mode rejection of the operational amplifier.
For the reasons mentioned above, parasitic-insensitive switching structures, bottom
plate sampling and the bootstrapped switch presented in [72] were utilized in [P3].
According to the measured results in [P3], the performance was not limited by the
distortion in GSM mode and only a minor reduction caused by distortion can be seen
in WCDMA mode. Bottom plate sampling was also utilized in [P4,P5, P6].
3.4.2 Noise in SC Circuits
The sampling in SC circuits generates noise. As already described in Section 3.3.1,
there are two important noise sources: thermal and flicker noise. The effect of flicker
noise can be reduced by increasing the area of the MOS transistor, as discussed in
Section 3.3.1, and, for example, by using the auto-zeroing circuit described in Sec-
tion 3.3.4.2. This analysis concentrates on the effects of thermal noise on the basic SC
circuits presented in Section 3.3.4.
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3.4.2.1 Noise in SC Integrator
The sampling noise can be evaluated from Figure 3.19, where the MOS switch is mod-
eled with a resistor with a thermal noise source equal to 4kT RON, where k is the Boltz-
mann constant, T is the absolute temperature, and RON is the switch on-resistance. The
sampled noise in the capacitor Cs has a noise power according to the following integral
n2thermal =
Z
∞
0
4kT RON
1+(2pi f RONCs)2 d f =
kT
Cs
. (3.42)
As can be seen from (3.42), the result does not depend on the switch on-resistance
RON. Hence, the only way to reduce thermal noise from the switches is to use larger
capacitance.
If a a parasitic-insensitive SC integrator shown in Figure 3.15 on page 44 is used,
the total thermal noise mean-squared value sampled to the capacitor Cs in phase φ1
coming from the switches S1 and S3 is
v2Cs =
kT
Cs
. (3.43)
In phase φ2, there are two thermal noise sources: noise from the switches and op-
erational amplifier noise. In this analysis, it is assumed that a single-stage operational
amplifier is used, and the settling time is limited by the operational amplifier, not the
sampling switches, resulting in the condition RON ≪ 1/gm. In addition, if a capacitive
load is connected to the integrator output in phase φ2, the capacitance Cs should be
replaced with the effective load capacitance Ceff. In phase φ2, the noise contribution of
the switches S2 and S4 is
v2Cs,sw =
kT
Cs
2gmRON . (3.44)
If the noise of the operational amplifier input pair dominates, the total thermal noise
mean-squared value at the operational amplifier input, with a typical value of γ = 2/3,
is
v2n,opamp =
16kT
3gm
. (3.45)
In phase φ2, the operational amplifier noise mean-squared value sampled to the capac-
itor Cs is
v2Cs,opamp =
4kT
3Cs
. (3.46)
The total thermal noise in the capacitor Cs is
v2Cs,tot =
kT
Cs
(
1+
4
3 +2gmRON
)
≈ 7kT3Cs , (3.47)
If the settling in phase φ2 is limited by the operational amplifier, the noise coming
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from the switches S2 and S4 is bandwidth limited by the operational amplifier (RON ≪
1/gm). Hence, the factor 2gmRON ≪ 1 and the noise contribution of the switches in
phase φ2 is negligible. As a result, the total noise is dominated by the operational
amplifier, and the total noise of the integrator is
v2Cs,tot ≈
7kT
3Cs
. (3.48)
By combining (3.3), (3.6), and (3.48) the dynamic range limited by the thermal noise
is
DR2 =
1
8 ·
V 2FS ·OSR
7kT
3Cs
. (3.49)
From (3.49) it can be concluded that the ways to increase dynamic range limited by
thermal noise are to increase the full-scale signal VFS, the size of the sampling capacitor
Cs, or OSR.
In the case of a two-stage operational amplifier, the settling speed is limited by the
pole splitting capacitor CC, and in phase φ2, the capacitor Cs should be replaced with
CC. As a result, (3.48) and (3.49) are transformed to
v2Cs,tot ≈
kT
Cs
+
4kT
3CC
, (3.50)
and
DR2 =
1
8 ·
V 2FS ·OSR
kT
Cs +
4kT
3CC
. (3.51)
3.4.2.2 Noise in SC S/H Circuit
Here, the noise properties of the SC S/H circuit shown in Figure 3.16 on page 45 are
analyzed. It should be noted that the same assumptions are made as in the analysis of
the SC integrator. In the sampling phase, the noise contribution of the switches is
v2CH ,sw =
kT
CH
2gmRON . (3.52)
The operational amplifier noise mean-squared value sampled to the capacitor CH is
v2CH ,opamp =
4kT
3CH
. (3.53)
In the hold phase, the noise contribution of the switches is
v2Co,sw =
kT
Co
2gmRON . (3.54)
The operational amplifier noise mean-squared value sampled to the output capacitor
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Co is
v2Co,opamp =
4kT
3Co
. (3.55)
As can be seen from the noise equations above, the noise contribution of both
phases is equal if the capacitors Co and CH are equally sized. Given this assumption,
the total thermal noise mean-squared value sampled to the capacitor Co is
v2Co,tot =
kT
CH
(
4
3 +2gmRON
)
+
kT
Co
(
4
3 +2gmRON
)
≈ 8kT3Co . (3.56)
By combining (3.3), (3.6), and (3.56), the dynamic range limited by the thermal noise
is
DR2 =
1
8 ·
V 2FS ·OSR
8kT
3CL
. (3.57)
In the case of a two-stage operational amplifier, the settling time in both phases is
limited by the pole-splitting capacitor CC, and the total thermal noise mean-squared
value sampled to the capacitor Co is
v2Co,tot =
kT
CC
(
8
3 +4gmRON
)
≈ 8kT3CC . (3.58)
By combining (3.3), (3.6), and (3.58), the dynamic range limited by the thermal noise
in a two-stage operational amplifier case is
DR2 =
1
8 ·
V 2FS ·OSR
8kT
3CC
. (3.59)
3.5 ∆Σ Modulator A/D Converters
In many applications, accurate (>12 bits) A/D conversion is required. As discussed in
Section 3.2, the accuracy of the A/D conversion can be increased using oversampling.
However, this requires a considerable amount of digital signal processing, and hence
the requirements of the analog components are relaxed at the expense of increased
digital circuitry. Fortunately, advances in integrated circuit technology have made fast
and cheap digital circuits feasible. In theory, any A/D converter can be used as an
oversampling converter. However, as discussed in Section 3.2, for a sinusoidal input
signal, doubling the OSR increases the resolution by only 0.5 bits. Hence, in practice
the oversampling is limited by the dynamic performance of the A/D converter. To
increase resolution without an excessive OSR, ∆Σ modulators that utilize noise shaping
can be used.
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Figure 3.22 First-order ∆Σ modulator and its linear discrete-time z-domain model.
3.5.1 Noise Shaping in ∆Σ Modulators
In ∆Σ modulators, the oversampling advantage is combined with noise shaping to fur-
ther improve performance. A first-order ∆Σ modulator is shown in Figure 3.22. In a
linear discrete-time z-domain model the quantization error resulting from A/D conver-
sion is replaced by the quantization error E(z). The first-order ∆Σ modulator transfer
function in the z-domain is given by
Y (z) = z−1X(z)+
(
1− z−1)E(z) (3.60)
= ST F(z) ·X(z)+NTF(z) ·E(z), (3.61)
where ST F(z) is the signal transfer function and NT F(z) is the noise transfer function.
The input signal X(z) is only delayed, whereas the quantization error E(z) is high-pass
filtered with a zero at DC frequency. If the loop filter has a high gain in the signal
band, the in-band nonlinearities, such as integrator nonlinearity and quantization er-
ror, are greatly suppressed. However, the nonlinearities in the feedback loop, such as
digital-to-analog (D/A) converter nonlinearities, are not affected by the noise shaping
and hence limit the performance. For this reason, single-bit feedback ∆Σ modulator
topologies are preferred, since the feedback D/A conversion is performed using only
two quantization levels and is inherently linear. The thermal noise caused by the sam-
pling is also unaffected by the noise shaping, and should be taken into account using
(3.49) and (3.51), as appropriate.
A linear discrete-time z-domain model for a second-order ∆Σ modulator is shown
in Figure 3.23. The transfer function for the second-order ∆Σ modulator in the z-
domain is given by
Y (z) = z−1X(z)+
(
1− z−1)2 E(z). (3.62)
Again, the input signal is only delayed. The quantization error, however, is noise
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Figure 3.23 Second-order ∆Σ modulator linear discrete-time z-domain model.
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Figure 3.24 Second-order ∆Σ modulator with delaying integrators.
shaped with a second-order high-pass filter.
In addition to the second-order ∆Σ modulator structure shown in Figure 3.23, there
exist a number of alternative ways to implement a second-order ∆Σ modulator. A linear
discrete-time z-domain model for a second-order ∆Σ modulator that uses two similar
delaying integrators [73] is shown in Figure 3.24. Using delaying integrators relaxes
the integrator loading, thereby relaxing the settling requirements of the operational
amplifier. Furthermore, the input sampling capacitor can also be used as a feedback
D/A conversion capacitor, resulting in a smaller silicon area and reduced noise. The
transfer function for the second-order ∆Σ modulator in the z-domain is given by
Y (z) =
a1a2z
−2
D(z)
X(z)+
(
1− z−1)2
D(z)
E(z), (3.63)
where
D(z) =
(
1− z−1)2 +a2b2z−1 (1− z−1)+a1a2b1z−2. (3.64)
To make the ST F(z) = z−2 and NT F(z) =
(
1− z−1)2, the conditions a1a2b1 = 1,
a1a2 = 1 and a2b2 = 2 must be fulfilled. One possible solution is a1 = a2 = b1 = 1 and
b2 = 2. These factors are used in [P3] to keep the capacitor values at the output of the
first integrator as small as possible.
More aggressive noise shaping can be achieved using higher-order ∆Σ modulator
loop filters. A general noise transfer function for an L-order noise shaping loop filter
is given by
NT F(z) = (1− z−1)L. (3.65)
If we replace z−1 = e− j
2pi f
fs , and have large OSR ( fs ≫ 2 · fbw), we may approximate
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X(z)+
(
1− z−1)2
D(z)
E(z), (3.63)
where
D(z) =
(
1− z−1)2 +a2b2z−1 (1− z−1)+a1a2b1z−2. (3.64)
To make the ST F(z) = z−2 and NT F(z) =
(
1− z−1)2, the conditions a1a2b1 = 1,
a1a2 = 1 and a2b2 = 2 must be fulfilled. One possible solution is a1 = a2 = b1 = 1 and
b2 = 2. These factors are used in [P3] to keep the capacitor values at the output of the
first integrator as small as possible.
More aggressive noise shaping can be achieved using higher-order ∆Σ modulator
loop filters. A general noise transfer function for an L-order noise shaping loop filter
is given by
NT F(z) = (1− z−1)L. (3.65)
If we replace z−1 = e− j
2pi f
fs , and have large OSR ( fs ≫ 2 · fbw), we may approximate
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the exponential function with the first two terms of the Maclaurin series, giving z−1 ≈
1− j 2pi ffs . The noise transfer function is then
NT F( f ) =
( j2pi f
fs
)L
. (3.66)
Now, the quantization noise power spectral density E2( f ) from (3.5) on page 30 is
noise shaped with a noise transfer function NT F( f ) and the in-band noise power is
given by
n2bw =
Z fbw
0
E2( f ) |NT F( f )|2 d f
=
Z fbw
0
2e2rms
fs
∣∣∣∣ j2pi ffs
∣∣∣∣
2L
d f
=
pi2L
2L+1
e2rms
OSR2L+1
. (3.67)
Hence, the SNR for the L-th order ∆Σ modulator is given by
SNR = 6.02N +1.76+10log
(
2L+1
pi2L
)
+(2L+1) ·10log(OSR). (3.68)
As can be seen, doubling the OSR improves the SNR by 3(2L + 1) dB or provides
(L + 0.5) extra bits of resolution. Hence, compared to oversampling without noise
shaping, the SNR is improved by a factor of 2L + 1. However, there are difficulties in
implementing ∆Σ modulators that are higher than second-order, since the ∆Σ opera-
tion can be unstable [71]. Hence, the achievable resolution is lower than predicted by
(3.68).
3.5.2 The Effect of Operational Amplifier Finite Gain and Settling
In the above discussion, the integrator in the ∆Σ loop is assumed to be ideal. If the
first-order ∆Σ modulator shown in Figure 3.22 implemented using the delaying non-
inverting SC integrator shown in Figure 3.15 and an operational amplifier with a finite
gain A0 is used, the first-order ∆Σ modulator transfer function from (3.60) changes to
Y (z) =
z−1
1+ z−1A0
X(z)+
1− z−1
(
1− 1A0
)
1+ z−1A0
E(z) (3.69)
= ST F(z) ·X(z)+NTF(z) ·E(z). (3.70)
As can be seen from (3.69), as a result of a lossy or leaky integrator the signal and noise
transfer functions are attenuated with the factor
(
1+ z−1A0
)
. Furthermore, whereas the
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signal transfer function nominator is unchanged, the noise transfer function nominator
has changed to
NT F(z) = 1− z−1
(
1− 1
A0
)
. (3.71)
From (3.71), it can be seen that with a leaky integrator the noise transfer function
zero shifts inside the z-plane unit circle, and hence the attenuation at DC is no longer
infinite. Again, approximating the exponential function with the first two terms of the
Maclaurin series gives z−1 ≈ 1− j 2pi ffs . The noise transfer function in this case is
NT F( f ) = j2pi ffs +
1
A0
. (3.72)
Again, the quantization noise power spectral density E2( f ) from (3.5) on page 30 is
noise shaped with the noise transfer function NT F( f ) and the in-band noise power is
given by
n2bw =
Z fbw
0
E2( f ) |NT F( f )|2 d f
=
Z fbw
0
2e2rms
fs
∣∣∣∣ j2pi ffs +
1
A0
∣∣∣∣
2
d f
=
pi2
3
e2rms
OSR3
+
e2rms
A20 ·OSR
. (3.73)
Comparing the results from (3.67) and (3.73), we see that the second term (3.73) is
a result of finite operational amplifier gain. With A0 = OSR, the increase in noise is
only∼1.2 dB, and hence the required operational amplifier gain is not stringent. How-
ever, even though the ∆Σ noise shaping does not require a large operational amplifier
gain, the operational amplifier gain has to be sufficient to suppress the harmonic dis-
tortion resulting from nonlinear gain characteristics. Hence, in ∆Σ modulators, this
requirement can easily be the dominant one, and should be verified using transistor-
level simulations.
In addition to finite operational amplifier gain, the output accuracy also depends
on the settling accuracy of the operational amplifier. If the settling of the operational
amplifier is linear, finite settling accuracy does not cause distortion [74]. However, in
practical realizations the operational amplifier settling is nonlinear, and hence causes
distortion. Therefore, a safe approach is to design the operational amplifier settling
in such a way as to fulfill the target accuracy in order to keep the settling-induced
distortion negligible. In the case of a second-order modulator, the settling accuracy re-
quirement for the second integrator depends on the gain of the first integrator, since the
distortion caused by the second integrator is attenuated as a result of the high in-band
gain of the first integrator. Therefore, the second integrator has much more relaxed set-
60 Analog-to-Digital Converters for Sensor Applications
signal transfer function nominator is unchanged, the noise transfer function nominator
has changed to
NT F(z) = 1− z−1
(
1− 1
A0
)
. (3.71)
From (3.71), it can be seen that with a leaky integrator the noise transfer function
zero shifts inside the z-plane unit circle, and hence the attenuation at DC is no longer
infinite. Again, approximating the exponential function with the first two terms of the
Maclaurin series gives z−1 ≈ 1− j 2pi ffs . The noise transfer function in this case is
NT F( f ) = j2pi ffs +
1
A0
. (3.72)
Again, the quantization noise power spectral density E2( f ) from (3.5) on page 30 is
noise shaped with the noise transfer function NT F( f ) and the in-band noise power is
given by
n2bw =
Z fbw
0
E2( f ) |NT F( f )|2 d f
=
Z fbw
0
2e2rms
fs
∣∣∣∣ j2pi ffs +
1
A0
∣∣∣∣
2
d f
=
pi2
3
e2rms
OSR3
+
e2rms
A20 ·OSR
. (3.73)
Comparing the results from (3.67) and (3.73), we see that the second term (3.73) is
a result of finite operational amplifier gain. With A0 = OSR, the increase in noise is
only∼1.2 dB, and hence the required operational amplifier gain is not stringent. How-
ever, even though the ∆Σ noise shaping does not require a large operational amplifier
gain, the operational amplifier gain has to be sufficient to suppress the harmonic dis-
tortion resulting from nonlinear gain characteristics. Hence, in ∆Σ modulators, this
requirement can easily be the dominant one, and should be verified using transistor-
level simulations.
In addition to finite operational amplifier gain, the output accuracy also depends
on the settling accuracy of the operational amplifier. If the settling of the operational
amplifier is linear, finite settling accuracy does not cause distortion [74]. However, in
practical realizations the operational amplifier settling is nonlinear, and hence causes
distortion. Therefore, a safe approach is to design the operational amplifier settling
in such a way as to fulfill the target accuracy in order to keep the settling-induced
distortion negligible. In the case of a second-order modulator, the settling accuracy re-
quirement for the second integrator depends on the gain of the first integrator, since the
distortion caused by the second integrator is attenuated as a result of the high in-band
gain of the first integrator. Therefore, the second integrator has much more relaxed set-
3.5 ∆Σ Modulator A/D Converters 61
tling requirements, allowing the size and power dissipation to be scaled down. In [P3],
the size of the operational amplifier was kept unchanged, but the power dissipation was
halved in the second integrator.
3.5.3 ∆Σ Modulator Topologies
Single-stage single-bit first-order ∆Σ modulators are inherently linear and stable, but
suffer from idle tones [71]. Single-stage single-bit second-order ∆Σ modulators are
widely used, since they are also inherently linear and stable and do not suffer from idle
tones [71]. However, in many applications, the performance of the second-order ∆Σ
modulator is not adequate. By implementing multi-bit or multi-stage ∆Σ modulators,
the performance can be improved without stability problems.
3.5.3.1 Multi-Bit ∆Σ Modulator Topologies
The ∆Σ modulator resolution can be increased by replacing the single-bit quantizer
with a multi-bit Nyquist-rate quantizer, for example, a flash A/D converter. The prin-
ciple of the first-order multi-bit ∆Σ modulator is shown in Figure 3.25. The multi-bit
quantization improves the modulator resolution by 6 dB for every bit added to the res-
olution [74]. Compared to the single-bit quantization, multi-bit quantization reduces
the step size in the feedback loop D/A conversion, which improves the stability of
the modulator, allowing more aggressive noise shaping in higher-order single-stage
modulators [74]. However, it should be noted that in terms of quantization errors, the
single-bit quantizer is inherently linear, whereas the multi-bit A/D converter has slight
errors in the quantization levels as a result of the limited matching and non-linearity
of the components in the A/D converter. Fortunately, the non-idealities in the multi-bit
quantizer are suppressed by the preceding high-gain integrator stages. However, the
non-idealities in the feedback D/A converter are fed directly to the ∆Σ modulator in-
put, and are processed in the same way as the input signal. Hence, while the stability of
the modulator is improved when multi-bit feedback is used, the errors in the feedback
D/A converter degrade the performance of the ∆Σ modulator substantially.
The non-idealities in the multi-bit feedback D/A converter can be reduced using
dynamic element matching (DEM) techniques. The idea of DEM techniques is to
z-1
1-z-1
E(z)
A/D
N
D/A
N
X(z) Y(z)
Figure 3.25 The first-order multi-bit ∆Σ modulator.
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randomize the element mismatches in the feedback D/A converter so that the mismatch
errors are converted to random noise. Hence, the harmonic distortion can be converted
into random noise, thus increasing the ∆Σ modulator noise floor. A good overview of
different techniques is presented in [32].
3.5.3.2 Multi-Stage ∆Σ Modulator Topologies
In wideband applications, the OSR is typically low, reducing the achievable SNDR of
the first- and second-order ∆Σ modulators. Multi-stage modulators are an easy way to
increase the resolution of the ∆Σ modulator without the stability problems that occur in
higher-order single-stage ∆Σ modulators. The idea is to cascade stable first- or second-
order ∆Σ modulators to implement a higher-order ∆Σ modulator. It should be noted that
∆Σ modulators do not suffer from idle tones if first-order ∆Σ modulators are cascaded
with higher-order ∆Σ modulators.
In a multi-stage noise-shaping (MASH) ∆Σ modulator the quantization error from
the preceding stage is used as an input signal for the next stage [75]. Ideally, the outputs
are combined using digital signal processing in such a way that the output contains only
the quantization noise of the last stage. The drawback of the MASH topology is that
the performance relies on accurate cancellation of the first-stage quantization error.
Integrators with finite gain operational amplifiers are lossy or leaky, and change the
analog loop coefficients. Mismatches between analog and digital coefficients result in
inaccurate noise cancellation. Therefore, inaccurate noise cancellation is often referred
to as noise leakage.
An example of cascading second-order and first-order ∆Σ modulators, referred to
as a 2-1 MASH topology, is shown in Figure 3.26. The digital filter stages H1(z) and
H2(z) are designed in such a way that in the overall output Y (z) the first-stage quanti-
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a1z
-1
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1
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a2z
-1
1-z-1b1 b2
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Figure 3.26 2-1 MASH (cascade) topology.
62 Analog-to-Digital Converters for Sensor Applications
randomize the element mismatches in the feedback D/A converter so that the mismatch
errors are converted to random noise. Hence, the harmonic distortion can be converted
into random noise, thus increasing the ∆Σ modulator noise floor. A good overview of
different techniques is presented in [32].
3.5.3.2 Multi-Stage ∆Σ Modulator Topologies
In wideband applications, the OSR is typically low, reducing the achievable SNDR of
the first- and second-order ∆Σ modulators. Multi-stage modulators are an easy way to
increase the resolution of the ∆Σ modulator without the stability problems that occur in
higher-order single-stage ∆Σ modulators. The idea is to cascade stable first- or second-
order ∆Σ modulators to implement a higher-order ∆Σ modulator. It should be noted that
∆Σ modulators do not suffer from idle tones if first-order ∆Σ modulators are cascaded
with higher-order ∆Σ modulators.
In a multi-stage noise-shaping (MASH) ∆Σ modulator the quantization error from
the preceding stage is used as an input signal for the next stage [75]. Ideally, the outputs
are combined using digital signal processing in such a way that the output contains only
the quantization noise of the last stage. The drawback of the MASH topology is that
the performance relies on accurate cancellation of the first-stage quantization error.
Integrators with finite gain operational amplifiers are lossy or leaky, and change the
analog loop coefficients. Mismatches between analog and digital coefficients result in
inaccurate noise cancellation. Therefore, inaccurate noise cancellation is often referred
to as noise leakage.
An example of cascading second-order and first-order ∆Σ modulators, referred to
as a 2-1 MASH topology, is shown in Figure 3.26. The digital filter stages H1(z) and
H2(z) are designed in such a way that in the overall output Y (z) the first-stage quanti-
X(z)
E1(z)
A/D
D/A
a1z
-1
1-z-1
1
1
Second-order single-bit modulator
a2z
-1
1-z-1b1 b2
z-1
1-z-1
E2(z)
A/D
N
D/A
N
Y(z)
DSP
First-order N-bit modulator
H1(z)
H2(z)
Figure 3.26 2-1 MASH (cascade) topology.
3.5 ∆Σ Modulator A/D Converters 63
zation error E1(z) is canceled. The digital filters must satisfy the following condition:
H1(z)NT F1(z)−H2(z)ST F2(z) = 0. (3.74)
The simplest and most practical way is to choose H1(z) = ST F2(z) and H2(z) =
NT F1(z) [74]. With the coefficients a1 = a2 = b1 = 1 and b2 = 2, the transfer func-
tions are H1(z) = z−1 and H2(z) =
(
1− z−1)2. In MASH modulators, it is beneficial to
implement the second stage with a multi-bit quantizer, since the input for the second
stage is the quantization noise from the first stage, which can be treated as white noise.
Hence, no signal-dependent distortion occurs. If the total accuracy requirement is be-
low the achievable matching of the feedback D/A converter (∼10 bits), as in WCDMA
operation, the first stage can also be implemented with a multi-bit quantizer [76]. As
a result, quantization noise cancellation of the MASH architecture is improved, at the
cost of reduced accuracy.
The second stage can also be implemented using a Nyquist-rate A/D converter. The
2-0 MASH topology also known as the Leslie-Singh topology, according to the authors
in [77], is shown in Figure 3.27. Here the modulator is implemented using a single-bit
feedback and the second stage is used to cancel the first-stage quantization error. The
order of the noise shaping is the same as for the first-stage modulator. However, if the
cancellation is ideal, only the second-stage quantization error remains at the output.
Hence the modulator resolution is increased. The benefit of this structure is the single-
bit feedback loop. This kind of structure could be used to increase the resolution in
wide-band operation, such as WCDMA. This approach was utilized in [78].
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Figure 3.27 2-0 MASH topology or the Leslie-Singh topology.
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3.5.4 Discrete-Time vs. Continuous-Time ∆Σ Modulators
∆Σ modulators can be implemented using discrete-time (DT) SC integrator realization
or continuous-time (CT) active-RC or gm-C integrator realization. SC implementa-
tions are attractive, since they exhibit transcendent accuracy and linearity compared to
CT implementations. The feedback D/A converter can be implemented by switching
charges (DT) or switching currents (CT). In the switched-current case the variation in
the amount of charge that is transferred per clock cycle as a result of sampling time
uncertainty varies linearly with the variation in timing. Consequently, the switched-
current D/A converter is more sensitive to clock jitter than the SC D/A converter [79].
CT modulators have an inherent anti-aliasing filter, which eliminates the need for an
additional anti-aliasing filter. Furthermore, CT modulators are insensitive to sampling
errors, since the sampling takes place at the output of the loop filter. Hence the sam-
pling errors are attenuated by the loop filter. A CT modulator can theoretically operate
with a clock frequency 2–4 times higher than in a DT SC implementation [74]. Despite
the advantages of CT modulators, a DT implementation was chosen in [P3]. The main
reasons were sensitivity to clock jitter and to demonstrate the technological advances
in the realization of DT SC ∆Σ modulator.
3.5.5 ∆Σ Modulators for GSM and WCDMA
To compare the design in [P3] to other ∆Σ modulators targeted for GSM and WCDMA
bands published in journals and at conferences, some recently published discrete- and
continuous-time ∆Σ modulators, together with their measured results, are collated in
Tables 3.3–3.4 and 3.5.
Table 3.3 Discrete-time ∆Σ modulators for GSM/WCDMA 1/2
Reference [80] [66] [76] [81]
Mode GSM GSM/WCDMA GSM/WCDMA GSM/WCDMA
Year 2002 2002 2003 2005
Technology [µm] 0.4 0.13 0.13 0.09
Core area [mm2] 0.4 0.2 0.2 0.4
Modulator order 2-2 MASH 2 2/2-1 MASH 2
A/D resolution [bits] 1 5 1/5 4
Power supply [V] 1.8 1.5 1.2 1.3
Power dissipation [mW] 5 2.4/2.9 2.4∗/4.3 2.1
Sampling rate [MS/s] 13 26/46 39/38.4 20/40
Signal bandwidth [MHz] 0.18 0.2/2.0 0.1/1.92 0.2/2.0
OSR 36.1 65/12 195/20 50/10
SNDR [dB] 82 75/49 81/64 72/51
DR [dB] 84 79/50 82/70 77/58
FOMP [pJ/conv] 1.35 1.31/3.15 1.31/0.86 1.61/1.81
FOMA [nm2/conv] 108 109/217 109/40 307/345
FOMPA [pJ·mm2/conv] 0.54 0.26/0.63 0.26/0.17 0.65/0.72
∗ Estimated power dissipation with power-down circuitry.
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A/D resolution [bits] 1 5 1/5 4
Power supply [V] 1.8 1.5 1.2 1.3
Power dissipation [mW] 5 2.4/2.9 2.4∗/4.3 2.1
Sampling rate [MS/s] 13 26/46 39/38.4 20/40
Signal bandwidth [MHz] 0.18 0.2/2.0 0.1/1.92 0.2/2.0
OSR 36.1 65/12 195/20 50/10
SNDR [dB] 82 75/49 81/64 72/51
DR [dB] 84 79/50 82/70 77/58
FOMP [pJ/conv] 1.35 1.31/3.15 1.31/0.86 1.61/1.81
FOMA [nm2/conv] 108 109/217 109/40 307/345
FOMPA [pJ·mm2/conv] 0.54 0.26/0.63 0.26/0.17 0.65/0.72
∗ Estimated power dissipation with power-down circuitry.
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Table 3.4 Discrete-time ∆Σ modulators for GSM/WCDMA 2/2
Reference [82] [83] [P3]
Mode GSM/WCDMA GSM GSM/WCDMA
Year 2005 2006 2006
Technology [µm] 0.09 0.25 0.065
Core area [mm2] 0.2 - 0.1
Modulator order 2 4 2
A/D resolution [bits] 4 1 1
Power supply [V] 1.2 2.7 1.2
Power dissipation [mW] 1.2 4.0∗ 3.3/3.6
Sampling rate [MS/s] 76.8 26.0 48.0/96.0
Signal bandwidth [MHz] 0.2/1.94 0.135 0.1/1.92
OSR 192/19.8 96.3 240/25
SNDR [dB] 75/63 84.1 84/49
DR [dB] -/66 88 85/54
FOMP [pJ/conv] 0.65/0.19 1.13∗ 1.27/4.07
FOMA [nm2/conv] 109/32 - 38.6/113
FOMPA [pJ·mm2/conv] 0.13/0.038 - 0.127/0.407
∗ Includes reference generator buffers.
Table 3.5 Continuous-time ∆Σ modulators for GSM/WCDMA
Reference [84] [85] [86] [87]
Mode GSM GSM/WCDMA GSM WCDMA
Year 2002 2003 2004 2004
Technology [µm] 0.18 0.18 0.13 0.13
Core area [mm2] 0.361 0.18 0.5 0.12
Modulator order 2 5 4 2
A/D resolution [bits] 4 1 3 4
Power supply [V] 1.8 1.8 1.25 0.9
Power dissipation [mW] 1.75 3.8/4.5 3.0 1.5
Sampling rate [MS/s] 20.0 26.0/153.6 26.0 61.44
Signal bandwidth [MHz] 0.2 0.2/3.84 0.24 1.92
OSR 50 65/40 54 32
SNDR [dB] 64 (92/72)2 77 50.9
DR [dB] 75 92/74 90 -
FOMP [pJ/conv] 3.38 (0.29/0.18)2 1.08 1.36
FOMA [nm2/conv] 695 (13.8/7.2)2 180 109
FOMPA [pJ·mm2/conv] 1.22 (0.053/0.032)2 0.54 0.164
1 Includes 2nd-order bandpass ∆Σ modulator.
2 SNR.
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3.6 Algorithmic A/D Converters
The algorithmic A/D converter is based on a binary search algorithm, which determines
the closest digital word to match an input signal. The basic operation of algorithmic
A/D conversion is shown in Figure 3.28. In every cycle, the signal is doubled and a
positive or negative reference voltage is added according to
V (i+1) = 2∗V (i)+(−1)BIT (i) ∗VREF , (3.75)
where the number of the cycle is i = 1−N, N is the resolution of the A/D conversion,
V (i) is the signal on the ith cycle, V (1) = VIN , VIN is the input signal, BIT (i) is the ith
bit, and VREF is the reference voltage. The algorithmic A/D converter uses the same
hardware to perform the A/D conversion in successive cycles. Hence, the algorithmic
A/D converter requires very little silicon area and is a suitable candidate for sensor
applications. The minimum conversion time for an algorithmic A/D converter is N
cycles, where N is the resolution of the A/D converter. However, more than one clock
phase is typically required to resolve one bit. In theory, the resolution of an algorithmic
A/D converter is infinite. The accuracy is, however, limited by its noise and matching
properties.
The first integrated algorithmic A/D converter was proposed by McCharles et al.
[88]. It takes two clock phases to resolve one bit. The implementation relies on the
intrinsic matching of capacitor ratios. To keep the capacitor ratios accurate under pro-
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cess variations, the capacitors should be realized using unit capacitors [89]. Since the
matching of on-chip elements is about 0.1%, the achievable accuracy is limited by the
capacitor matching to 10 bits [55,90,91]. Since the capacitor matching improves as the
area of the capacitor increases, the smallest capacitance in the circuit, the so called unit
capacitance, has some minimum value. As a result, the total capacitor area required
for an accuracy of over 10 bits can be large.
3.6.1 Algorithmic A/D Converter Speed Requirements
In a fixed system, where an A/D converter operates with a fixed internal system clock,
variable sampling rates, and accuracy, some design issues have to be taken into ac-
count. The system clock and the maximum sampling rate set the upper limit for the
algorithmic ADC operation steps per bit and limit the available topologies. In addi-
tion, the proper generation of non-overlapping clock phases requires a duty cycle of
50%. Thus, the internal system clock must be divided by two before the clock is fed to
the clock generator. Hence, the maximum number of operation steps per bit Nsteps is
limited to
Nsteps ≤ fclk/2N( fs/2) , (3.76)
where fclk is the frequency of the system clock, N the number of bits, and fs the sam-
pling frequency. In the designs [P4,P5,P6], the system parameters for A/D conversion
with maximum speed and accuracy are fclk = 2MHz,N = 12, and fs = 40kHz. The
resulting number of steps Nsteps ≤ 4.1667. Therefore, the maximum number of steps
per bit in the system is four.
3.6.2 The Effect of Operational Amplifier Finite Gain and Settling
The algorithmic A/D converter operates in consecutive cycles in which the output de-
pends on the output of the previous cycle. Therefore, the conversion errors caused by fi-
nite operational amplifier gain and incomplete settling cumulate during the conversion
and determine the achievable conversion accuracy. If the capacitor matching and op-
erational amplifier offset voltage are not taken into account, the minimum operational
amplifier DC gain for an algorithmic A/D converter using a simple one-bit multiply-
by-two gain stage is equal to the requirements in pipeline A/D converters [67, 92] and
is given by
A0 > 2N , (3.77)
where N is the number of bits. In decibels the requirement is given by
A0 > 6.02 ·N dB. (3.78)
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The operational amplifier gain requirement derived for the algorithmic A/D converter
in [P5, P6] is about eight decibels higher. However, it should be noted that in the gain
analysis in [P5, P6] capacitor mismatch and operational amplifier offset are taken into
account. Compared to the gain requirements for ∆Σ modulators, the gain requirements
for algorithmic A/D converters are much more stringent. Therefore, algorithmic A/D
converters are not as suitable as ∆Σ modulators for low supply voltages. In order to
alleviate the high operational amplifier gain requirements, correlated double sampling
(CDS) techniques can be used to increase the effective value of the operational ampli-
fier DC gain to the square of the true value [93].
The settling requirements for algorithmic A/D converters are equal to the algo-
rithmic A/D converter gain requirements, which, according to (3.78), depend on the
target accuracy. Therefore, the settling requirements are comparable with those for ∆Σ
modulators. However, in some algorithmic A/D converter realizations, as in [94], the
requirements are higher, resulting in more stringent settling requirements.
3.6.3 Capacitance Ratio-Independent Principle
The operation of the algorithmic A/D converter requires a multiply-by-two operation,
and if the converter is implemented using switched capacitors, the multiply-by-two
operation depends on the capacitor ratios, which are hard to implement accurately.
However, it is possible to implement an algorithmic A/D converter using a capacitance
ratio-independent technique first proposed by Li et al. [94]. This technique makes the
algorithmic A/D conversion independent of the capacitance ratios, which reduces sili-
con area and makes it possible to implement an A/D converter of over 10-bits without
digital calibration. The total operation in [94] takes 6 clock phases to resolve one
bit, two for S/H and four for ratio-independent multiply-by-two switching. The ratio-
independent multiply-by-two switching algorithm presented in [94] is shown, for the
sake of simplicity, as a single-ended presentation in Figure 3.29. The S/H circuit shown
in Section 3.4 holds the sampled signal during multiply-by-two operation. Phases 1 to
4 in Figure 3.29 describe the operation during the first cycle. In the first phase, the sig-
nal held in S/H is stored in the capacitor C1, together with the amplifier offset voltage.
The amplifier offset voltage is also stored in the capacitor C2. In the second phase,
the charge in the capacitor C1 is transferred to the capacitor C2. The amplifier off-
set voltage is canceled, but the charge stored in the capacitor C2 depends on the ratio
of the two capacitor values. In the first cycle the bottom plate of the capacitor C1 is
connected to ground. However, in the following cycles, either a positive or negative
reference voltage is connected, depending on the bit resolved in the previous cycle. In
the third phase, the signal held by the S/H circuit is sampled again into the capacitor C1
together with the amplifier offset voltage. The top plate of the capacitor C2 is floating,
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Figure 3.29 Ratio-independent multiply-by-two switching algorithm [94].
so the charge in the capacitor C2 remains unchanged. In the fourth phase, the charge
stored in the capacitor C2 is transferred back to the capacitor C1. Since the charge
transferred into the capacitor C2 in Phase 2 is now transferred back to the capacitor C1,
the operation is ratio-independent. The resulting output voltage is now two times the
sampled input signal. The output is then sampled by the S/H circuit and the first bit is
resolved. In the following cycles, the output changes according to (3.75).
The traditional ratio-independent algorithmic A/D converter uses six clock steps to
convert one bit and requires two amplifiers and a comparator [94]. Improvements to
the traditional ratio-independent operation, such as reducing the required number of
clock steps, relaxing the operational amplifier gain requirements, and increasing the
accuracy of the traditional ratio-independent operation have been proposed [95–101].
For sensor systems, the power dissipation and silicon area should be minimized.
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so the charge in the capacitor C2 remains unchanged. In the fourth phase, the charge
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transferred into the capacitor C2 in Phase 2 is now transferred back to the capacitor C1,
the operation is ratio-independent. The resulting output voltage is now two times the
sampled input signal. The output is then sampled by the S/H circuit and the first bit is
resolved. In the following cycles, the output changes according to (3.75).
The traditional ratio-independent algorithmic A/D converter uses six clock steps to
convert one bit and requires two amplifiers and a comparator [94]. Improvements to
the traditional ratio-independent operation, such as reducing the required number of
clock steps, relaxing the operational amplifier gain requirements, and increasing the
accuracy of the traditional ratio-independent operation have been proposed [95–101].
For sensor systems, the power dissipation and silicon area should be minimized.
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Hence the number of operational amplifiers and the number of clock steps required
should be reduced. Furthermore, if amplifiers are always processing signals when they
are on, no power is wasted.
The designs presented in [95–99] all require two operational amplifiers and a com-
parator. The circuits in [95,99] are quite similar to [94]; however, the number of clock
steps required per bit is reduced to four by partially combining the sample-and-hold
and amplification phases. The A/D converter in [95] is less sensitive to amplifier finite
gain, since the closed loop gain error is compensated using a reference refreshing tech-
nique. In the reference refreshing technique the reference is sampled only once and
in every cycle it is passed through the same loop that the signal goes through. Conse-
quently, the errors in loop gain are also stored in the refreshed reference voltage, thus
correcting the loop gain error.
The ratio-independent algorithmic A/D converter in [96] requires three clock steps
per bit. The principle is shown in Figure 3.30. The operation is insensitive to ca-
pacitance ratios, operational amplifier offset, and parasitic capacitances. The most
significant bit (MSB) is resolved in Phases 1 to 3 and the rest of the bits are resolved by
recycling Phases 4 to 6. The input signal is sampled in Phase 1 to the capacitor C0. The
charge in C0 is transferred to the capacitor C1 in Phase 2 and simultaneously sampled
to capacitor C3. In Phase 3, the MSB is resolved using the second operational amplifier
as a comparator. At the same time, the charge in the capacitor C1 is transferred to the
capacitor C2 for the next cycle. The operation of the cycles 2−N depends on the bit
resolved in the previous cycle. Figure 3.30 shows the operating phases 4 to 6, when
the previous bit is one. If the previous bit is zero, the controls of the switches con-
necting the bottom plate of the capacitor C0 to ground or to VREF are interchanged. In
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Figure 3.30 Ratio-independent operation requiring three clock steps per bit [96].
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Phase 4, the output voltage in C3 is restored to the capacitor C1. At the same time, an
appropriate voltage is sampled to the capacitor C0. The bottom plate of the capacitor
C2 is floating, so the charge in C2 cannot change. In Phase 5, the charge stored in C2
is transferred back to the capacitor C1, doubling the charge in the capacitor C1. The
multiplication is accurate, since the same charge that was transferred from the capaci-
tor C1 to the capacitor C2 is transferred back. The reference voltage VREF is subtracted
from the output voltage through the capacitor C0. The resulting output is sampled to
the capacitor C3. In Phase 6, the next bit is resolved and the charge in the capacitor C1
is again transferred to the capacitor C2. The main disadvantage in this circuit is the use
of the capacitor C0. As a result, the MSB cycle is not ratio-independent but depends on
the capacitance ratios of the capacitors C0 and C1. The same error is introduced when
the reference voltage is added or subtracted. The designs [P4, P5, P6] are based on the
operation in Figure 3.30. However, in these designs, the second operational amplifier
is eliminated and the whole operation is capacitance ratio-independent.
In the designs described above, the auto-zeroing technique [93] is used to cancel
the offset and flicker noise of the amplifier. The implementation in [97] uses the CDS
technique to square the operational amplifier gain and thus relax the operational am-
plifier gain requirements. However, the drawback of using CDS to square the effective
operational amplifier gain is that the operation requires seven clock steps for one-bit
conversion. The architecture presented in [98] utilizes CDS and requires only four
clock steps per bit. However, the implementation requires several capacitors and the
CDS operation is sensitive to capacitor bottom plate parasitics.
The architecture presented in [101] is different from other voltage-mode tech-
niques, since the capacitance ratio-independent operation is implemented using accu-
rate voltage addition. The principle is shown in Figure 3.31. In the sampling phase the
input signal is sampled to one set of capacitors and sequentially the first bit is resolved.
In the following cycles, the signal is multiplied by two by using single-ended opera-
tional amplifiers as floating buffers. The output is sampled to another set of capacitors
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Figure 3.31 Ratio-independent voltage adder [101].
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tor C1 to the capacitor C2 is transferred back. The reference voltage VREF is subtracted
from the output voltage through the capacitor C0. The resulting output is sampled to
the capacitor C3. In Phase 6, the next bit is resolved and the charge in the capacitor C1
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In the following cycles, the signal is multiplied by two by using single-ended opera-
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and another bit is resolved. The architecture uses 1.5-bit stage for digital redundant
sign digit (RSD) correction [102] to keep the operation insensitive to comparator offset
voltage. The architecture requires a total of eight capacitors to implement a pseudo-
differential algorithmic A/D converter. The structure requires only one clock step to
resolve one bit, and hence is better suited than other ratio-independent structures to
high-speed applications. Parasitic capacitance at the operational amplifier input causes
voltage division in multiply-by-two operation. Hence the operational amplifier input
stage should have low parasitic capacitance with respect to the chosen capacitor values.
Furthermore, the operational amplifier input stage has to be able to operate with a full
input signal range, since the operational amplifier inputs follow the signal in multiply-
by-two operation. While this solution is insensitive to capacitor matching, it does not
take the operational amplifier offset voltage VOFF into account. The offset voltage is
not canceled in the first multiply-by-two cycle and the cancellation in the following
cycles depends on the matching of the offset voltages of the two different amplifiers.
The architecture presented in [100] uses an offset polarity reversing technique to
cancel the operational amplifier offset voltage. However, the architecture in [100] is
designed for pipeline A/D converters, and has to be modified for algorithmic A/D
conversion. A similar offset polarity reversing technique is utilized in the designs
in [P4, P5, P6]. The principle is shown in Figure 3.32. The key idea in offset polar-
ity reversing is to exploit the properties of a fully differential amplifier. When a fully
differential amplifier is connected to a negative feedback, the total amplifier offset volt-
age 2VOFF is divided equally between the input terminals. Hence, if the the positive
and negative terminals are interchanged, the offset polarity changes. This changes
the offset sampled to a capacitor at the amplifier output. In [100], the offset is first
sampled to the output capacitor in a typical way, as shown in Figure 3.32, and then
the polarity is reversed, resulting in zero offset voltage at the output capacitor. In the
designs in [P4, P5, P6] offset polarity reversing is utilized only in a single phase to re-
verse the polarity of the offset sampled by the output capacitor. Hence it is possible to
implement ratio-independent operation in three clock steps with a single operational
amplifier [P4].
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Figure 3.32 Priciple of offset polarity reversing.
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The ratio-independent algorithmic A/D converters published in journals and at con-
ferences, together with their measured results, are collated in Tables 3.6–3.7.
Table 3.6 Ratio-independent algorithmic A/D converters 1/2
Reference [94] [95] [96] [97]
Year 1984 1986 1988 1996
Technology [µm] 5 5 2 0.8
Clock phases/bit 6 4+2 3 7
Resolution [bits] 12 13 8 14
Core area [mm2] 1.54 1.23 0.79 1.68
Power supply [V] ±5 ±5 5 ±2.5
Power dissipation [µW] 17000 - - 50000
Current consumption [µA] 1700 - - 10000
Sampling rate [kS/s] 8 8 8 10
Signal bandwidth [kHz] - - - -
SNDR [dB] - 681 - -
SFDR [dB] - - - -
Maximum INL [LSB] 3.2 2.0 0.5 1.0
Maximum DNL [LSB] 0.9 1.0 0.2 -
FOMP [pJ/conv] - - - -
FOMA [nm2/conv] - - - -
FOMPA [pJ·mm2/conv] - - - -
1 Approximated from the measurement figure.
Table 3.7 Ratio-independent algorithmic A/D converters 2/2
Reference [101] [99] [P4] [P6]
Year 2003 2004 2006 2007
Technology [µm] 0.25 0.35 0.13 0.13
Clock phases/bit 1 4 4 (3) 4
Resolution [bits] 12 12 12 12
Core area [mm2] 0.15 0.3 0.055 0.041
Power supply [V] 2.5 2.7 1.8 1.8
Power dissipation [µW] 5500 351 32 68.4
Current consumption [µA] 2200 130 18 38
Sampling rate [kS/s] 3300 8 41.67 40
Signal bandwidth [kHz] 500 4 20.8 20
SNDR [dB] 64.5 67.8 60 63.3
SFDR [dB] 80 75 80 80.2
Maximum INL [LSB] 0.8 1.4 - -1.8
Maximum DNL [LSB] 0.25 1.4 - -1.0
FOMP [pJ/conv] 4.01 21.9 0.94 1.45
FOMA [nm2/conv] 109 18694 1615 858
FOMPA [pJ·mm2/conv] 0.601 6.56 0.052 0.059
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3.6.4 Algorithmic A/D Converters with Digital Correction
Algorithmic A/D converters that use various forms of digital correction to improve
performance have been presented in [62, 102–116].
Digital background calibration is implemented in [107,108,112,114]. Background
calibration may improve the performance of an A/D converter but it requires a lot of
silicon area. Looking at Tables 3.8–3.10, it can be seen that the best power and area
efficiency are not achieved using digital background calibration.
RSD coding [102] is used in most of the designs, since it relaxes the comparator
accuracy requirements with a little excess hardware. The number of comparators is
doubled and in the digital domain a small adder is required. The designs in [110,
111, 113, 115, 116] all use some type of RSD correction and have a very small silicon
area. In addition, the performances of these designs, shown in Tables 3.8–3.10, are
good. It can be stated that to minimize the area in sensor applications only a simple
digital correction should be implemented. RSD correction was not implemented in the
designs in [P4, P5, P6], since the main objective was to improve analog performance.
However, utilizing RSD correction could improve the performance.
Digitally corrected algorithmic A/D converters published in journals and at confer-
ences, together with their measured results, are shown in Tables 3.8–3.10.
Table 3.8 Digitally corrected algorithmic A/D converters (1/3)
Reference [102] [103] [104] [62] [105]
Year 1992 1992 1993 1993 1995
Technology [µm] 3 - 0.9 1.6 0.8
Clock phases/bit 2 - 1 0.6 0.6
Resolution [bits] 13 17 10 12 10
Core area [mm2] 2.94 - 1.0 1.0 1.5
Power supply [V] ±5 - 5.0 ±2.5 2.7
Power dissipation [µW] 45000 120000 10000 45000 10800
Current consumption [µA] 4500 - 2000 4500 4000
Sampling rate [kS/s] 25 1 667 600 3000
Signal bandwidth [kHz] 12.5 0.5 - - 1500
SNDR [dB] - 901 - - -
SFDR [dB] 83 87 - - -
Maximum INL [LSB] 0.55 - 0.5 1.0 1.39
Maximum DNL [LSB] - - 0.5 0.6 0.5
FOMP [pJ/conv] - 4642.4 - - -
FOMA [nm2/conv] - 50292.6 - - -
FOMPA [pJ·mm2/conv] - 6035.1 - - -
1 SNR.
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Table 3.9 Digitally corrected algorithmic A/D converters (2/3)
Reference [106] [107] [108] [109] [110]
Year 1996 1999 2000 2003 2004
Technology [µm] 0.81 1.5 0.35 0.18 0.18
Clock phases/bit 0.5 1.17 0.5 - 2
Resolution [bits] 10 12 8 10.4 10
Core area [mm2] 0.93 5.94 0.112 1.44 0.11
Power supply [V] 3.3 5.0 3.0 0.9 1.8
Power dissipation [µW] 15000 16000 230002 9000 9500
Current consumption [µA] 4545 3200 767 10000 5278
Sampling rate [kS/s] 2000 125 13000 1000 10400
Signal bandwidth [kHz] - 62.5 6500 500 6200
SNDR [dB] - 71.0 45 55 57.7
SFDR [dB] - 95 60 75 70
Maximum INL [LSB] 0.53 0.21 0.62 1.05 0.8
Maximum DNL [LSB] 0.4 0.34 0.61 0.8 0.6
FOMP [pJ/conv] - 44.14 12.18 19.59 1.22
FOMA [nm2/conv] - 16388.2 58.22 3134 14.15
FOMPA [pJ·mm2/conv] - 262.2 1.342 28.2 0.134
1 Bipolar CMOS (BiCMOS).
2 Off-chip digital calibration not included.
Table 3.10 Digitally corrected algorithmic A/D converters (3/3)
Reference [111] [112] [113] [114] [115] [116]
Year 2005 2005 2005 2005 2006 2006
Technology [µm] 0.25 0.18 0.25 0.25 0.13 0.25
Clock phases/bit 4 0.5 3.67 - 0.5 -
Resolution [bits] 12 12 12 16 11 12
Core area [mm2] 0.048 1.4 0.031 1.62 0.24 0.044
Power supply [V] 3.3 0.9 3.3 2.5 3.0 3.3
Power dissipation [µW] 430 12000 149 1050002 15000 430
Current consumption [µA] 130.3 1333 45.2 42000 5000 130.3
Sampling rate [kS/s] 1000 5000 - 1000 10000 2000
Signal bandwidth [kHz] - 2500 - - 5000 -
SNDR [dB] 62.01 50 - 89 56 -
SFDR [dB] - 77 - - 69 -
Maximum INL [LSB] 4.0 1.4 3.79 4.8 3.5 -
Maximum DNL [LSB] 0.9 0.6 0.78 0.66 0.9 0.81
FOMP [pJ/conv] 0.42 9.29 - 4.56 2.91 -
FOMA [nm2/conv] 46.66 1083.7 - 69.42 46.6 -
FOMPA [pJ·mm2/conv] 0.020 13.0 - 7.3 0.698 -
1 SNR.
2 Off-chip digital calibration not included.
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3.6.5 Algorithmic A/D Converters using Current-Mode Approach
Current-mode algorithmic A/D converters have been studied alongside voltage-mode
converters [117–122]. The benefits of the current-mode approach are its small silicon
area and modest operational amplifier gain requirements. Additionally, current-mode
A/D converters do not require linear capacitors and have a low voltage swing. How-
ever, the current-mode approach requires a voltage-to-current converter and matched
current sources. Furthermore, many current-mode realizations are single-ended struc-
tures with poor noise immunity.
The ratio-independent current-mode switched-current (SI) algorithmic A/D con-
verter presented in [117] utilizes dynamic current memories to implement accurate
multiply-by-two operations. The principle is shown in Figure 3.33. In the first phase,
the switches S2 and S3 are closed and the current I1 is set to be equal to the input
current IIN . When the switch S3 at the transistor gate is opened, the transistor gate ca-
pacitance holds the correct gate voltage. In the second phase, the current I2 is set to be
equal to the input current IIN . Finally, both currents, I1 and I2, are summed, resulting
in an output current IOUT = I1 + I2 = 2IIN . In the algorithmic realization, one addi-
tional phase is required for comparison. In actual realization, the gate capacitance is
not adequate to hold the charge at the transistor gate. Hence, an additional hold capac-
itor is required. Furthermore, the charge injection from the switches S3 and S5 should
be minimized. Another design by the same author is presented in [118]. It requires a
conversion cell for each bit and hence operates more like a pipelined A/D converter.
However, a new sample is taken only when the previous conversion has ended. Never-
theless, the conversion speed is much faster than in [117]. The realization uses active
current mirrors to improve the current mirror accuracy and to offer a very low input
impedance. However, the realization does not implement an accurate multiply-by-two
operation.
The technique presented in [117] is used with some improvements in designs [120,
122]. In [122], the number of clock phases required is reduced from four to two.
Dynamic current memories with a different topology are also used in [119]. The SI
algorithmic A/D converter presented in [121] is fully differential. The design uses
a current-mode double-sampling (S2I) technique to reduce signal-dependent charge
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Figure 3.33 Multiply-by-two using dynamically biased current memories.
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injection [123]. The S2I technique also provides a gain-squaring effect, and thus the
effective loop gain of the current-mode S/H circuit is increased. However, as a result of
using a multi-step SI approach, the A/D converter requires seven clock steps to resolve
one bit and requires a large amount of silicon area compared to other current-mode
realizations.
Algorithmic current-mode A/D converters published in journals and at conferences,
together with their measured results, are collated in Table 3.11.
Table 3.11 Current-mode algorithmic A/D converters
Reference [117] [118] [119] [120] [121] [122]
Year 1990 1990 1991 1997 1998 1999
Technology [µm] 3 3 3 0.8 0.8 2
Clock phases/bit 4 1 4 - 7 2
Resolution [bits] 10 8 14 8 10 12
Core area [mm2] 0.32 0.74 1.0 0.014 4.0 2.13
Power supply [V] 5 5 5 4 1.5 3.3
Power dissipation [µW] - 63000 2500 370 2000 1900
Current consumption [µA] - 12600 500 92.5 1333 576
Sampling rate [kS/s] 25 500 5.7 40 12 800
Signal bandwidth [kHz] - - - - 6 400
SNDR [dB] - - - - 49 65
SFDR [dB] - - - - 65 67
Maximum INL [LSB] 0.92 0.52 0.5 - 1.4 0.45
Maximum DNL [LSB] 0.87 0.46 - 1.0 0.63 0.6
FOMP [pJ/conv] - - - - 724 1.63
FOMA [nm2/conv] - - - - 1447583 1832
FOMPA [pJ·mm2/conv] - - - - 2895 3.481
3.6.6 Other Algorithmic A/D Converters
Algorithmic A/D converters that improve performance using kinds of techniques other
than those described above are discussed here [124–128].
The A/D converters described in [124,127] use layout techniques to improve capac-
itor matching. In addition to layout techniques, in [124], the operational amplifier bias
voltages are switchable, resulting in a power saving of 40%. In [127], the performance
is further improved using digital RSD correction.
The A/D converter in [125] combines a ∆Σ modulator and algorithmic A/D con-
verters. The converter operates first as a first-order ∆Σ modulator to convert the most
significant bits. Then the same hardware is transformed to an algorithmic A/D con-
verter to resolve the remaining least significant bits. With this technique, the digital
decimation filter can be replaced with a much simpler digital control and reconstruc-
tion logic.
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injection [123]. The S2I technique also provides a gain-squaring effect, and thus the
effective loop gain of the current-mode S/H circuit is increased. However, as a result of
using a multi-step SI approach, the A/D converter requires seven clock steps to resolve
one bit and requires a large amount of silicon area compared to other current-mode
realizations.
Algorithmic current-mode A/D converters published in journals and at conferences,
together with their measured results, are collated in Table 3.11.
Table 3.11 Current-mode algorithmic A/D converters
Reference [117] [118] [119] [120] [121] [122]
Year 1990 1990 1991 1997 1998 1999
Technology [µm] 3 3 3 0.8 0.8 2
Clock phases/bit 4 1 4 - 7 2
Resolution [bits] 10 8 14 8 10 12
Core area [mm2] 0.32 0.74 1.0 0.014 4.0 2.13
Power supply [V] 5 5 5 4 1.5 3.3
Power dissipation [µW] - 63000 2500 370 2000 1900
Current consumption [µA] - 12600 500 92.5 1333 576
Sampling rate [kS/s] 25 500 5.7 40 12 800
Signal bandwidth [kHz] - - - - 6 400
SNDR [dB] - - - - 49 65
SFDR [dB] - - - - 65 67
Maximum INL [LSB] 0.92 0.52 0.5 - 1.4 0.45
Maximum DNL [LSB] 0.87 0.46 - 1.0 0.63 0.6
FOMP [pJ/conv] - - - - 724 1.63
FOMA [nm2/conv] - - - - 1447583 1832
FOMPA [pJ·mm2/conv] - - - - 2895 3.481
3.6.6 Other Algorithmic A/D Converters
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The A/D converter in [126] uses the switched-opamp (SO) technique [129]. In this
design, the SO technique is used to reduce power dissipation, rather than the power
supply. However, if the operational amplifier is active all the time, no power reduction
is gained. The design relies on capacitor matching in multiply-by-two operations, since
the target resolution is only 10 bits. Additionally, this design utilizes digital RSD
correction logic to cancel the comparator offset.
The A/D converter in [128] uses Gray coding instead of binary coding to reduce ac-
cumulated errors typical of algorithmic conversion. In commonly used binary coding,
the reference voltage is either reduced from, or added to, the sampled signal, depend-
ing on the sign of the bit resolved in the previous cycle. In Gray coding, the reference
voltage is kept constant and the sampled signal is either reduced from, or added to,
the reference voltage. With fully differential implementation, the sign of the sampled
signal can be changed without additional hardware. According to simulated results,
the Gray coding is less sensitive to accumulated offset errors than binary coding.
Other types of algorithmic A/D converters published in journals and at conferences,
together with their measured results, are collated in Table 3.12.
Table 3.12 Other algorithmic A/D converters
Reference [124] [125] [126] [127]
Year 1998 2001 2004 2004
Technology [µm] 0.6 0.8 0.82 0.13
Clock phases/bit - 1.2 1.1 0.38
Resolution [bits] 10 13.5 10 16
Core area [mm2] 5.5 1.3 0.8 0.5
Power supply [V] 3.3 1.21 2.8 3.0
Power dissipation [µW] 7000 150 17.89 6000
Current consumption [µA] 2121 125 6.39 2000
Sampling rate [kS/s] 200 16 2.9 500
Signal bandwidth [kHz] 100 8 - 250
SNDR [dB] 53 80 52.3 77.4
SFDR [dB] - 91 59.6 < 90
Maximum INL [LSB] 1.8 - 0.98 6.1
Maximum DNL [LSB] 0.8 - 0.67 0.9
FOMP [pJ/conv] 95.9 1.15 18.32 1.98
FOMA [nm2/conv] 75349 9941 819294.7 165
FOMPA [pJ·mm2/conv] 527.4 1.491 14.65 0.99
1 Switches driven from a 3.6-V charge pump voltage.
2 BiCMOS.
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Chapter 4
Summary of publications
Here all the publications included in this thesis are summarized:
[P1] 2.4-GHz Receiver for Sensor Applications
A 1.2-V 3.4-mW direct-conversion receiver for wireless sensor applications operat-
ing in the 2.4-GHz industrial, scientific and medical (ISM) band. The receiver uses a
modified Bluetooth system that has optimized radio parameters for low-power appli-
cations. The demonstrator receiver is fabricated in a 0.13-µm standard CMOS process
and consists of a merged LNA and mixers, LO buffers, and one baseband channel. The
receiver consumes 2.75 mA from a 1.2-V supply. The receiver achieves 47-dB voltage
gain, 28-dB NF, 21-dBm IIP3, and +18-dBm IIP2. Special attention is paid to the
simultaneous design of the mixer-baseband interface and the current boost method of
the mixer. This work demonstrates that it is feasible to design a receiver for sensor
applications with extremely small active and stand-by current consumption when the
system allows a high noise figure.
[P2] Direct-Conversion Receiver for Ubiquitous Communications
In this paper a direct-conversion receiver operating in a 2.4-GHz sensor network is
presented. The receiver uses modified Bluetooth as a radio connection and consumes
4.3 mA from a 1.2-V supply. The receiver achieves 43-dB voltage gain, 25-dB NF, 22-
dBm IIP3, and +11-dBm IIP2. Even though power dissipation is increased from [P1],
a received signal strength indicator, on-chip current references, and a second base-
band channel are added while the active silicon area is not increased. Furthermore, the
start-up time, which is very important in ubiquitous communications, was a significant
improvement on [P1]. As a result, the overall performance is an improvement on [P1].
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80 Summary of publications
[P3] A 1.2V Dual-Mode GSM/WCDMA ∆Σ Modulator in 65nm CMOS
This paper describes a dual-mode ∆Σ modulator for a GSM and WCDMA receiver for
a mobile phone. The total core area of the modulator is 0.1 mm2, and it draws 2.75 mA
and 3.0 mA from a 1.2-V supply in GSM and WCDMA modes, respectively. The ∆Σ
modulator achieves 84-dB SNDR in GSM mode and 49-dB SNDR in WCDMA mode.
The prototype is fabricated in a 65-nm CMOS technology, using only metal-to-metal
capacitors. The design shows that the improvement in the available bandwidth from
using the 65-nm CMOS process can be used to improve the performance of the ex-
isting solutions to meet the increased demand for higher data rates. In addition, the
design shows that high-performance analog design can be carried out using very deep
sub-micron CMOS processes.
[P4] A 12-bit 32µW Ratio-Independent Algorithmic ADC
This paper describes a 12-bit capacitance ratio-independent algorithmic A/D converter
designed for a capacitive microaccelerometer interface. The implemented circuit uses
a new approach to perform capacitance ratio-independent multiply-by-two operation
using only one operational amplifier. The power dissipation is minimized using a dy-
namically biased operational amplifier. As a result, the A/D converter, implemented
in a 0.13-µm CMOS, achieves 80-dB SFDR and 60-dB SNDR with a very low 32-µW
power dissipation and an active die area of 0.055 mm2.
[P5] A 62µA Interface ASIC for a Capacitive 3-axis
Microaccelerometer
This paper reports the functionality of an interface application-specific integrated cir-
cuit (ASIC) for a capacitive three-axis microaccelerometer. The whole system was
integrated on a single chip, excluding the digital signal processor. The sensor interface
consists of a front-end that converts the acceleration signal to voltage, two algorithmic
A/D converters, two frequency references, and a voltage, current, and temperature ref-
erence circuit. At the system level, die area and power dissipation are reduced by using
time-multiplexed sampling and varying duty cycles down to 0.3%. The chip, with a
0.51-mm2 active area, draws 62 µA from a 1.8-V supply while sampling temperature at
100 Hz, and four proof masses, each at 1.04 kHz. The A/D converter designed for this
system uses a similar method to perform ratio-independent multiply-by-two operation
as in [P4]. However, the number of active and passive components is further reduced,
resulting in a smaller silicon area. The A/D converter designed for this system is de-
scribed in more detail in [P6].
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[P6] A 12-bit Ratio-Independent Algorithmic A/D Converter for a
Capacitive Sensor Interface
In this paper, the operation and the building blocks designed for the 12-bit ratio-
independent algorithmic A/D converter in [P5] are described in more detail. The im-
plemented ratio-independent architecture is insensitive to capacitance ratio, amplifier
offset voltage, input parasitics, and flicker noise. For this paper, the A/D converter
was measured stand-alone, making it possible to optimize the performance of the A/D
converter. Hence, the performance of the A/D converter reported in this paper is some-
what better than that reported in [P5]. The A/D converter was implemented in a 0.13-
µm CMOS. With 68.4-µW power dissipation and an active area of 0.041-mm2, the
A/D converter achieves 80.2-dB SFDR and 63.3-dB SNDR, making it very suitable for
low-power sensor applications.
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Chapter 5
Conclusions
Wireless sensors are convenient for environmental monitoring. While most people
have their own personal mobile phones with them all the time, it is convenient to build
sensor networks around them. This thesis concentrated on different kinds of solutions
for these kinds of sensor applications. The factors common to all the designs in this
thesis are low power dissipation and a small silicon area, both mandatory requirements
for fully integrated sensor systems. This thesis demonstrates the functionality of these
kinds of sensor networks and shows that they can be integrated using deep sub-micron
CMOS processes to meet the cost requirements for mass consumer products.
In the first part of this thesis, wireless direct-conversion receivers for sensor appli-
cations are studied. It has been demonstrated that the power dissipation of the existing
short-range radios, such as Bluetooth, can be dramatically reduced by optimizing both
system and design aspects simultaneously. Deep sub-micron CMOS processes were
used to integrate the whole system on a single chip. To be able to keep the manu-
facturing costs down, the minimum number of additional process options was made
available. To meet these requirements, different all-MOS baseband solutions with ex-
tremely low power dissipation and a very small silicon area were designed.
The latter part of this thesis concentrates on low-power A/D converter designs for
mobile and sensor applications. For mobile applications, the trend is to increase func-
tionality and increase data rates. In order to meet these requirements, a low-pass ∆Σ
modulator A/D converter for a mobile terminal GSM/WCDMA receiver using a very
deep sub-micron CMOS process was implemented. While the technology scaling re-
sults in increased bandwidth and improved digital signal processing capabilities, the
design of analog circuits becomes more difficult as a result of the reduced signal swing
caused by a reduced supply voltage. The work in this thesis demonstrates that the
increased bandwidth can be used to implement robust analog designs that meet the
increased requirements.
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84 Conclusions
In sensor systems, medium-resolution A/D converters with very low power dis-
sipation and a small area are preferred. In this thesis, different kinds of algorithmic
A/D converters were designed using a deep sub-micron process. In order to meet the
strict area requirements, the number of operational amplifiers required was reduced
in comparison to the existing solutions and new ways to perform capacitance ratio-
independent multiply-by-two operation were designed. The A/D converters were inte-
grated into a whole system to demonstrate the applicability of the designed structures
to sensor systems.
It is very probable that in the near future, there will be a boom in different kinds
of sensor systems. As for now, there already exist many types of wireless equipment
suitable for sensor networks. As the functionalities of mobile terminals move toward
interaction with the environment, it is expected that different sensor networks will
emerge, with mobile terminals acting as a user interface to these networks.
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